Renesas H8SX/1650, Hardware Manual

Page: 341 / 692

Section 9 16-Bit Timer Pulse Unit (TPU)
Rev.2.00 Jun. 28, 2007 Page 319 of 666
REJ09B0311-0200
Table 9.12 MD3 to MD0
Bit 3
MD3
*
1
Bit 2
MD2
*
2
Bit 1
MD1 Bit 0
MD0 Description
0 0 0 0 Normal operation
0 0 0 1 Reserved
0 0 1 0 PWM mode 1
0 0 1 1 PWM mode 2
0 1 0 0 Phase counting mode 1
0 1 0 1 Phase counting mode 2
0 1 1 0 Phase counting mode 3
0 1 1 1 Phase counting mode 4
1 X X X

[Legend]
X: Don't care
Notes: 1. MD3 is a reserved bit. The write value should always be 0.
2. Phase counting mode cannot be set for channels 0 and 3. In this case, 0 should always
be written to MD2.
9.3.3 Timer I/O Control Register (TIOR)
TIOR controls TGR. The TPU has eight TIOR registers, two each for channels 0 and 3, and one
each for channels 1, 2, 4, and 5. Care is required since TIOR is affected by the TMDR setting.
The initial output specified by TIOR is valid when the counter is stopped (the CST bit in TSTR is
cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter is
cleared to 0 is specified.
When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register
operates as a buffer register.
To designate the input capture pin in TIOR, the DDR bit and ICR bit for the corresponding pin
should be set to 0 and 1, respectively. For details, see section 8, I/O Ports.