![background image](http://html1.mh-extra.com/html/renesas/h8sx-1650/h8sx-1650_hardware-manual_1440112112.webp)
Section 5 Interrupt Controller
Rev.2.00 Jun. 28, 2007 Page 90 of 666
REJ09B0311-0200
Bit Bit
Name
Initial
Value R/W Description
2
1
0
CPUP2
CPUP1
CPUP0
0
0
0
R/(W)
*
R/(W)
*
R/(W)
*
CPU Priority Level 2 to 0
These bits set the CPU priority level. When the
CPUPCE is set to 1, the CPU priority control function
becomes valid and the priority of CPU processing is
assigned in accordance with the settings of bits CPUP2
to CPUP0.
000: Priority level 0 (lowest)
001: Priority level 1
010: Priority level 2
011: Priority level 3
100: Priority level 4
101: Priority level 5
110: Priority level 6
111: Priority level 7 (highest)
Note:
*
When the IPSETE bit is set to 1, the CPU priority is automatically updated, so these bits
cannot be modified.
5.3.3 Interrupt
Priority Registers A to C, E to H, K, and L (IPRA to IPRC, IPRE to
IPRH, IPRK, and IPRL)
IPR sets priory (levels 7 to 0) for interrupts other than NMI.
Setting a value in the range from B'000 to B'111 in the 3-bit groups of bits 14 to 12, 10 to 8, 6 to 4,
and 2 to 0 assigns a priority level to the corresponding interrupt. For the correspondence between
the interrupt sources and the IPR settings, see table 5.2.
Bit
Bit Name
Initial Value
R/W
15
0
R
14
IPR14
1
R/W
13
IPR13
1
R/W
12
IPR12
1
R/W
11
0
R
10
IPR10
1
R/W
9
IPR9
1
R/W
8
IPR8
1
R/W
Bit
Bit Name
Initial Value
R/W
7
0
R
6
IPR6
1
R/W
5
IPR5
1
R/W
4
IPR4
1
R/W
3
0
R
2
IPR2
1
R/W
1
IPR1
1
R/W
0
IPR0
1
R/W
Summary of Contents for H8SX/1650
Page 2: ...Rev 2 00 Jun 28 2007 Page ii of xxii...
Page 106: ...Section 4 Exception Handling Rev 2 00 Jun 28 2007 Page 84 of 666 REJ09B0311 0200...
Page 142: ...Section 5 Interrupt Controller Rev 2 00 Jun 28 2007 Page 120 of 666 REJ09B0311 0200...
Page 326: ...Section 8 I O Ports Rev 2 00 Jun 28 2007 Page 304 of 666 REJ09B0311 0200...
Page 470: ...Section 12 Watchdog Timer WDT Rev 2 00 Jun 28 2007 Page 448 of 666 REJ09B0311 0200...
Page 566: ...Section 14 A D Converter Rev 2 00 Jun 28 2007 Page 544 of 666 REJ09B0311 0200...
Page 574: ...Section 16 RAM Rev 2 00 Jun 28 2007 Page 552 of 666 REJ09B0311 0200...
Page 584: ...Section 17 Clock Pulse Generator Rev 2 00 Jun 28 2007 Page 562 of 666 REJ09B0311 0200...
Page 638: ...Section 19 List of Registers Rev 2 00 Jun 28 2007 Page 616 of 666 REJ09B0311 0200...
Page 668: ...Section 20 Electrical Characteristics Rev 2 00 Jun 28 2007 Page 646 of 666 REJ09B0311 0200...
Page 676: ...Appendix Rev 2 00 Jun 28 2007 Page 654 of 666 REJ09B0311 0200...
Page 688: ...Rev 2 00 Jun 28 2007 Page 666 of 666 REJ09B0311 0200...
Page 691: ......
Page 692: ...H8SX 1650 Group Hardware Manual...