NXP Semiconductors
UM10858
PN7462 family HW user manual
UM10858
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2018. All rights reserved.
User manual
COMPANY PUBLIC
Rev. 1.4 — 14 May 2018
314514
259 of 345
14.2.9.3 SPIM_CONTROL_REG
This register is used to control the SPI transmission or reception.
Table 297. SPIM_CONTROL_REG (address offset 0x0008)
Bit
Symbol
Access Reset
Value
Description
31:4
RESERVED
W
0
Reserved
3
TX_SET_CRC
W
0
Flag to init internal CRC to
TX_CRC_INIT. Automatically returns
to 0.
2
TX_START
W
0
1: Start TX. Automatically returns to 0
1
RX_SET_CRC
W
0
Flag to init internal CRC to
RX_CRC_INIT. Automatically returns
to 0
0
RX_START
W
0
1: Start RX. Automatically returns to 0
14.2.9.4 SPIM_RX_BUFFER_REG
This register is used to configure the RX buffer.
Table 298. SPIM_RX_BUFFER_REG (address offset 0x000C)
Bit
Symbol
Access Reset
Value
Description
31:23
RESERVED
R
0
Reserved
22:14
RX_LENGTH
R/W
0
Size of RX transfer.
RX_LENGTH = 0: RX transfer of size
0 is not allowed
RX_LENGTH = 1: RX transfer
payload of size 1 byte
RX_LENGTH = 2: RX transfer
payload of size 2 byte
RX_LENGTH = 511: RX transfer
payload of size 511 byte
13:0
RX_START_ADDR
R/W
0
Byte start address of RX buffer:
staRX_length must not
exceed maximum address range
14.2.9.5 SPIM_RX_BUFFER_CRC_REG
This register is used to configure the RX CRC.
Table 299. SPIM_RX_BUFFER_CRC_REG (address offset 0x0010)
Bit
Symbol
Access Reset
Value
Description
31:17
RESERVED
R
0
Reserved
16:8
RX_CRC_PAYLOAD_OFFSET
R/W
0x01
Number of bytes to skip for CRC
computation
