Section 21 Serial Communication Interface with FIFO (SCIF)
Rev.1.00 Dec. 13, 2005 Page 778 of 1286
REJ09B0158-0100
Figure 21.10 shows an example of the operation for transmission in asynchronous mode.
1
0
D0
D1
D7
0/1
1
0
D0
D1
D7
0/1
1
1
TDFE
TEND
Serial
data
Start
bit
Data
Parity
bit
Stop
bit
Start
bit
Idle state
(mark state)
Data
Parity
bit
Stop
bit
TXI interrupt
request
Data written to SCFTDR
and TDFE flag read as 1
then cleared to 0 by TXI
interrupt handler
One frame
TXI interrupt
request
Figure 21.10 Sample SCIF Transmission Operation
(Example with 8-Bit Data, Parity, One Stop Bit)
4. When modem control is enabled, transmission can be stopped and restarted in accordance with
the
SCIF0_CTS
input value. When
SCIF0_CTS
is set to 1 during transmission , the line goes
to the mark state after transmission of one frame. When
SCIF0_CTS
is set to 0, the next
transmit data is output starting from the start bit.
Figure 21.11 shows an example of the operation when modem control is used.
Serial data
SCIF0_TXD
SCIF0_CTS
0
D0
D1
D7
0/1
0
D0
D1
D7 0/1
Drive high before stop bit
Start
bit
Parity
bit
Stop
bit
Start
bit
Figure 21.11 Sample Operation Using Modem Control (
SCIF0_CTS
)
(Only in Channel 0)
Содержание SH7780 Series
Страница 2: ...Rev 1 00 Dec 13 2005 Page ii of l ...
Страница 28: ...Rev 1 00 Dec 13 2005 Page xxviii of l ...
Страница 50: ...Rev 1 00 Dec 13 2005 Page l of l ...
Страница 82: ...Section 1 Overview Rev 1 00 Dec 13 2005 Page 32 of 1286 REJ09B0158 0100 ...
Страница 122: ...Section 3 Instruction Set Rev 1 00 Dec 13 2005 Page 72 of 1286 REJ09B0158 0100 ...
Страница 146: ...Section 4 Pipelining Rev 1 00 Dec 13 2005 Page 96 of 1286 REJ09B0158 0100 ...
Страница 196: ...Section 6 Floating Point Unit FPU Rev 1 00 Dec 13 2005 Page 146 of 1286 REJ09B0158 0100 ...
Страница 292: ...Section 9 L Memory Rev 1 00 Dec 13 2005 Page 242 of 1286 REJ09B0158 0100 ...
Страница 450: ...Section 11 Local Bus State Controller LBSC Rev 1 00 Dec 13 2005 Page 400 of 1286 REJ09B0158 0100 ...
Страница 492: ...Section 12 DDR SDRAM Interface DDRIF Rev 1 00 Dec 13 2005 Page 442 of 1286 REJ09B0158 0100 ...
Страница 674: ...Section 15 Clock Pulse Generator CPG Rev 1 00 Dec 13 2005 Page 624 of 1286 REJ09B0158 0100 ...
Страница 692: ...Section 16 Watchdog Timer and Reset Rev 1 00 Dec 13 2005 Page 642 of 1286 REJ09B0158 0100 ...
Страница 726: ...Section 18 Timer Unit TMU Rev 1 00 Dec 13 2005 Page 676 of 1286 REJ09B0158 0100 ...
Страница 1004: ...Section 24 Multimedia Card Interface MMCIF Rev 1 00 Dec 13 2005 Page 954 of 1286 REJ09B0158 0100 ...
Страница 1032: ...Section 25 Audio Codec Interface HAC Rev 1 00 Dec 13 2005 Page 982 of 1286 REJ09B0158 0100 ...
Страница 1070: ...Section 26 Serial Sound Interface SSI Module Rev 1 00 Dec 13 2005 Page 1020 of 1286 REJ09B0158 0100 ...
Страница 1104: ...Section 27 NAND Flash Memory Controller FLCTL Rev 1 00 Dec 13 2005 Page 1054 of 1286 REJ09B0158 0100 ...
Страница 1150: ...Section 28 General Purpose I O GPIO Rev 1 00 Dec 13 2005 Page 1100 of 1286 REJ09B0158 0100 ...
Страница 1184: ...Section 29 User Break Controller UBC Rev 1 00 Dec 13 2005 Page 1134 of 1286 REJ09B0158 0100 ...
Страница 1266: ...Section 31 Electrical Characteristics Rev 1 00 Dec 13 2005 Page 1216 of 1286 REJ09B0158 0100 ...
Страница 1328: ...Appendix Rev 1 00 Dec 13 2005 Page 1278 of 1286 REJ09B0158 0100 ...
Страница 1336: ...Rev 1 00 Dec 13 2005 Page 1286 of 1286 REJ09B0158 0100 ...
Страница 1339: ......
Страница 1340: ...SH7780 Hardware Manual ...