NOVA electronics Inc. MCX514 -
79
-
79
-
■
Split pulse mode setting
The operating mode of split pulses can be set by PIO signal setting 2
・
Other settings command (22h).
At the start of split pulse, set with or without starting pulse, and the logical level of split pulse output to D10, D11 bits of WR6
register.
WR6
D7
D6
D5
D4
H
L
D15
D14
D13
D12
D11
D10
D9
D8
D3
D2
D1
D0
SPLL
SPLBP
Split pulse mode setting bit
Set the split pulse logic to D10 bit (SPLL).
As shown below, when 0 is set, it is positive logic pulse and when 1 is set, it is negative logic pulse.
Positive logic pulse
:
Negative logic pulse
:
Fig. 2.7-2 Split Pulse Logic
Set with or without starting pulse to D11 bit (SPLBP).
When 1 is set to D11 bit (SPLBP), it starts with starting pulse and when 0 is set, it starts without starting pulse.
When with starting pulse is specified, after the start of split pulse, split pulses are output from next driving pulse. When without
starting pulse is specified, after the start of split pulse, the first split pulse is output after a split length of driving pulses is output.
2.7.2
Start / Termination of Split Pulse
■
Start of split pulse
Split pulse is started by start of split pulse command (75h) or a synchronous action.
When a command is written or the action of a synchronous action is started, next driving pulse is the starting drive pulse of split
pulse.
■
Termination of Split Pulse
Output of split pulse is terminated by any one of the following 3 behaviors.
・
When output of specified split pulses is finished.
・
When requested to stop by termination of split pulse command or the action of a synchronous action.
・
When driving stops.
After output of specified split pulses is finished, it will stop when the last split pulse of specified split pulses becomes OFF.
When split pulse is stopped by termination of split pulse command (76h) or a synchronous action, if the split pulse is ON, it will
stop after the split length of pulses is output. If it is OFF, it will stop at the timing of termination of split pulse command or
execution of a synchronous action.
When output of split pulse is terminated by the stop of driving, regardless of split pulse output state, the split pulse becomes OFF
and terminates at the timing of the stop of driving.
■
Check of Split Pulse Operation
Split pulse in operation can be checked by D11 bit (SPLIT) of RR3 register Page1.
When D11 bit (SPLIT) is 1, split pulse is in operation and when it is 0, split pulse is stopped.