Jäger ADwin-Pro, System And Hardware Description

Page: 56 / 218

Pro I: Analog Input Modules
Pro-AIn-16/14-C Rev. A
ADwin
52
ADwin-Pro Hardware, manual version 2.9, June 2006
Fig. 82 – Pro-AIn-16/14-C Rev. A :
Pin assignment differential
Abb. 83 – Pro-AIn-16/14-C Rev. A : Board and front panel
ANALOG IN 1 (-)
ANALOG IN 2 (-)
ANALOG IN 3 (-)
ANALOG IN 4 (-)
ANALOG IN 5 (-)
ANALOG IN 6 (-)
ANALOG IN 7 (-)
ANALOG IN 8 (-)
ANALOG IN 17 (-)
ANALOG IN 18 (-)
ANALOG IN 19 (-)
ANALOG IN 20 (-)
ANALOG IN 21 (-)
ANALOG IN 22 (-)
ANALOG IN 23 (-)
ANALOG IN 24 (-)
AGND
EVENT IN
ANALOG IN 1 (+)
ANALOG IN 2 (+)
ANALOG IN 3 (+)
ANALOG IN 4 (+)
ANALOG IN 5 (+)
ANALOG IN 6 (+)
ANALOG IN 7 (+)
ANALOG IN 8 (+)
ANALOG IN 17 (+)
ANALOG IN 18 (+)
ANALOG IN 19 (+)
ANALOG IN 20 (+)
ANALOG IN 21 (+)
ANALOG IN 22 (+)
ANALOG IN 23 (+)
ANALOG IN 24 (+)
AGND
RESERVED
DGND
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19AD0202
A0 A1 A2 A3 A4 A5 A6 A7
ON DIP
1 2 3 4 5 6 7 8
DC/DC CONVERTER
IN 5V OUT ±15V / ±65mA
DC/DC CONVERTER
IN 5V OUT ±5V / ±250mA
MA
X
6225
P
G
A
206U
035
XC2S200
XILINX ®
LTC
485
MA
X
6225
IN
A
132 IN
A
132
AD
M
706
OCX
40MHz
A
D
G407
LM3940
3.3V
LM3937
2.5V
KE
LT
C
1414
ADprotect
PIN
1
ADprotect
PIN
1
XC17
S200
AD
M
706
8Kanal
16Bit
OP
A
2132
101
101
101
101
D
S
1867
C
1-
100
LT
U
L
7S08
AIN16/14-C
ANALOG
INPUT