ix
14.1
Overview ............................................................................................................................ 431
14.1.1 Features ................................................................................................................. 431
14.1.2 Block Diagram ...................................................................................................... 432
14.1.3 Pin Configuration .................................................................................................. 435
14.1.4 Register Configuration .......................................................................................... 436
14.2
Register Descriptions.......................................................................................................... 436
14.2.1 Receive Shift Register (SCRSR)........................................................................... 436
14.2.2 Receive Data Register (SCRDR) .......................................................................... 437
14.2.3 Transmit Shift Register (SCTSR) ......................................................................... 437
14.2.4 Transmit Data Register (SCTDR) ......................................................................... 438
14.2.5 Serial Mode Register (SCSMR)............................................................................ 438
14.2.6 Serial Control Register (SCSCR).......................................................................... 441
14.2.7 Serial Status Register (SCSSR)............................................................................. 445
14.2.8 SC Port Control Register (SCPCR)/SC Port Data Register (SCPDR).................. 449
14.2.9 Bit Rate Register (SCBRR)................................................................................... 451
14.3
Operation ............................................................................................................................ 458
14.3.1 Overview ............................................................................................................... 458
14.3.2 Operation in Asynchronous Mode ........................................................................ 460
14.3.3 Multiprocessor Communication............................................................................ 470
14.3.4 Synchronous Operation ......................................................................................... 479
14.4
SCI Interrupts ..................................................................................................................... 489
14.5
Usage Notes........................................................................................................................ 490
Section 15 Smart Card Interface
...................................................................................... 493
15.1
Overview ............................................................................................................................ 493
15.1.1 Features ................................................................................................................. 493
15.1.2 Block Diagram ...................................................................................................... 494
15.1.3 Pin Configuration .................................................................................................. 495
15.1.4 Smart Card Interface Registers.............................................................................. 495
15.2
Register Descriptions.......................................................................................................... 496
15.2.1 Smart Card Mode Register (SCSCMR) ................................................................ 496
15.2.2 Serial Status Register (SCSSR)............................................................................. 497
15.3
Operation ............................................................................................................................ 498
15.3.1 Overview ............................................................................................................... 498
15.3.2 Pin Connections .................................................................................................... 499
15.3.3 Data Format........................................................................................................... 500
15.3.4 Register Settings.................................................................................................... 501
15.3.5 Clock ..................................................................................................................... 502
15.3.6 Data Transmission and Reception......................................................................... 505
15.4
Usage Notes........................................................................................................................ 511
15.4.1 Receive Data Timing and Receive Margin in Asynchronous Mode..................... 511
15.4.2 Retransmission (Receive and Transmit Modes).................................................... 513
Summary of Contents for SH7709S
Page 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Page 75: ...56 ...
Page 107: ...88 ...
Page 125: ...106 ...
Page 139: ...120 ...
Page 203: ...184 ...
Page 245: ...226 ...
Page 411: ...392 ...
Page 609: ...590 ...
Page 635: ...616 ...
Page 663: ...644 ...
Page 679: ...660 ...