477
Figure 14.16 shows an example of SCI receive operation using a multiprocessor format.
RDRF
MPIE
RDR
value
ID1
RXI interrupt request
(multiprocessor interrupt)
generated, MPIE = 0
Example: Own ID does not match data
RXI interrupt handler
reads RDR data and
clears RDRF bit to 0
ID is not station’s
ID, so MPIE bit is
set to 1 again
No RXI interrupt
generated;
RDR state
is maintained
0
1
1
1
1
0
1
Stop
bit
MPB
Serial
data
Start
bit
Data
(ID1)
Data
(data 1)
Start
bit
MPB
Stop
bit
Idle (mark)
state
D
0
D
1
D
7
D
0
D
1
D
7
0
Figure 14.16 Example of SCI Receive Operation
(8-Bit Data with Multiprocessor Bit and One Stop Bit)
Summary of Contents for SH7709S
Page 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Page 75: ...56 ...
Page 107: ...88 ...
Page 125: ...106 ...
Page 139: ...120 ...
Page 203: ...184 ...
Page 245: ...226 ...
Page 411: ...392 ...
Page 609: ...590 ...
Page 635: ...616 ...
Page 663: ...644 ...
Page 679: ...660 ...