278
When software wait insertion is specified by WCR2, the external wait input
WAIT
signal is also
sampled.
WAIT
pin sampling is shown in figure 10.11. A 2-cycle wait is specified as a software
wait. Sampling is performed at the transition from the Tw state to the T2 state; therefore, if the
WAIT
signal has no effect if asserted in the T1 cycle or the first Tw cycle.
When the WAITSEL bit in the WCR1 register is set to 1, the
WAIT
signal is sampled at the
falling edge of the clock. If the setup time and hold times with respect to the falling edge of the
clock are not satisfied, the value sampled at the next falling edge is used.
However, the
WAIT
signal is ignored in the following three cases:
•
A write to external address space in dual address mode with 16-byte DMA transfer
•
Transfer from an external device with DACK to external address space in single address mode
with 16-byte DMA transfer
•
Cache write-back access
Summary of Contents for SH7709S
Page 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Page 75: ...56 ...
Page 107: ...88 ...
Page 125: ...106 ...
Page 139: ...120 ...
Page 203: ...184 ...
Page 245: ...226 ...
Page 411: ...392 ...
Page 609: ...590 ...
Page 635: ...616 ...
Page 663: ...644 ...
Page 679: ...660 ...