623
Bit 5—A/D Start (ADST): Starts or stops A/D conversion. The ADST bit remains set to 1 during
A/D conversion. It can also be set to 1 by external trigger input at the
ADTRG
pin.
Bit 5: ADST
Description
0
A/D conversion is stopped
(Initial value)
1
(1) Single mode: A/D conversion starts; ADST is automatically cleared to 0 when
conversion ends
(2) Multi mode: A/D conversion starts; ADST is automatically cleared to 0 when
conversion ends on all selected channels
(3) Scan mode: A/D conversion starts and continues, cycling through the selected
channels, until ADST is cleared to 0 by software, by a reset, or by a transition
to standby mode
Bit 4—Multi Mode (MULTI): Selects single mode, multi mode or scan mode. For further
information on operation in these modes, see section 20.4, Operation.
Bit 4: MULTI
ADCR: Bit5: SCN
Description
0
0
Single mode
1
1
0
Multi mode
(Initial value)
1
Scan mode
Bit 3—Clock Select (CKS): Selects the A/D conversion time. Clear the ADST bit to 0 before
changing the conversion time.
Bit 3:CKS
Description
0
Conversion time = 536 states (maximum)
(Initial value)
1
Conversion time = 266 states (maximum)
Bits 2 to 0—Channel Select 2 to 0 (CH2 to CH0): These bits and the MULTI bit select the
analog input channels. Clear the ADST bit to 0 before changing the channel selection.
Summary of Contents for SH7709S
Page 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Page 75: ...56 ...
Page 107: ...88 ...
Page 125: ...106 ...
Page 139: ...120 ...
Page 203: ...184 ...
Page 245: ...226 ...
Page 411: ...392 ...
Page 609: ...590 ...
Page 635: ...616 ...
Page 663: ...644 ...
Page 679: ...660 ...