152
Interrupt
acceptance
IRL
0.5
×
Icyc
+ 0.5
×
Bcyc
+ 2
×
Pcyc
Instruction (instruction
replaced by interrupt
exception handling)
IF
ID
EX
EX
EX
EX
IF
IF
ID
EX
5
×
Icyc
Start of interrupt
handling
IF: Instruction fetch: Instruction is fetched from memory in which program is stored.
ID: Instruction decode: Fetched instruction is decoded.
EX: Instruction execution: Data operation and address calculation are performed.
Overrun fetch
First instruction of interrupt
handler
Figure 6.4 Example of Pipeline Operations when IRL Interrupt is Accepted
Summary of Contents for SH7709S
Page 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Page 75: ...56 ...
Page 107: ...88 ...
Page 125: ...106 ...
Page 139: ...120 ...
Page 203: ...184 ...
Page 245: ...226 ...
Page 411: ...392 ...
Page 609: ...590 ...
Page 635: ...616 ...
Page 663: ...644 ...
Page 679: ...660 ...