459
Table 14.9
Serial Mode Register Settings and SCI Communication Formats
SCSMR Settings
SCI Communication Format
Bit 7
C/
A
Bit 6
CHR
Bit 5
PE
Bit 2
MP
Bit 3
STOP
Mode
Data
Length
Parity
Bit
Multipro-
cessor Bit
Stop Bit
Length
0
0
0
0
0
Asynchronous
8-bit
Not set
Not set
1 bit
1
2 bits
1
0
Set
1 bit
1
2 bits
1
0
0
7-bit
Not set
1 bit
1
2 bits
1
0
Set
1 bit
1
2 bits
0
*
0
Asynchronous
8-bit
Not set
Set
1 bit
*
1
1
(multiprocessor
2 bits
1
*
0
format)
7-bit
1 bit
*
1
2 bits
1
*
*
*
*
Synchronous
8-bit
Not set
None
Note:
Asterisks (
*
) indicate don’t-care bits.
Table 14.10 SCSMR and SCSCR Settings and SCI Clock Source Selection
SCSMR
SCSCR Settings
SCI Transmit/Receive Clock
Bit 7
C/
A
Bit 1
CKE1
Bit 0
CKE0
Mode
Clock
Source
SCK
Pin Function
0
0
0
Asynchronous
Internal
SCI does not use the SCK pin
1
mode
Outputs a clock with frequency
matching the bit rate
1
0
External
Inputs a clock with frequency 16
1
times the bit rate
1
0
0
Synchronous
Internal
Outputs the synchronous clock
1
mode
1
0
External
Inputs the synchronous clock
1
Summary of Contents for SH7709S
Page 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Page 75: ...56 ...
Page 107: ...88 ...
Page 125: ...106 ...
Page 139: ...120 ...
Page 203: ...184 ...
Page 245: ...226 ...
Page 411: ...392 ...
Page 609: ...590 ...
Page 635: ...616 ...
Page 663: ...644 ...
Page 679: ...660 ...