512
0
185
371 0
185
371 0
Base clock
Receive
data (RxD)
Synchro-
nization
sampling
timing
Data
sampling
timing
186 clock cycles
372 clock cycles
Start
bit
D0
D1
Figure 15.8 Receive Data Sampling Timing in Smart Card Mode
The receive margin is found from the following equation:
For smart card mode:
M = (0.5 – )
1
2N
D – 0.5
N
– (L – 0.5)F – (1 + F)
×
100%
Where:
M
=
Receive margin (%)
N
=
Ratio of bit rate to clock (N
=
372)
D
=
Clock duty (D
=
0 to 1.0)
L
=
Frame length (L
=
10)
F
=
Absolute value of clock frequency deviation
Using this equation, the receive margin when F
=
0 and D
=
0.5 is as follows:
M
=
(0.5 – 1/2
×
372)
×
100
%
=
49.866
%
Summary of Contents for SH7709S
Page 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Page 75: ...56 ...
Page 107: ...88 ...
Page 125: ...106 ...
Page 139: ...120 ...
Page 203: ...184 ...
Page 245: ...226 ...
Page 411: ...392 ...
Page 609: ...590 ...
Page 635: ...616 ...
Page 663: ...644 ...
Page 679: ...660 ...