488
Start of transmission/reception
Read TDRE bit in SCSSR
All data
transmitted/received?
End of transmission/reception
(1)
No
Yes
TDRE = 1?
Write transmit data to SCTDR
and clear TDRE bit in SCSSR to 0
RDRF = 1?
No
Yes
Yes
No
Read ORER bit in SCSSR
Error processing
(2)
ORER = 1?
No
Read RDRF bit in SCSSR
(4)
Yes
(3)
Read receive data from SCRDR
and clear RDRF bit in SCSSR to 0
Clear TE and RE bits
in SCSCR to 0
Notes: 1.
2.
Numbers in parentheses refer to steps in the preceding procedure description.
In switching from transmitting or receiving to simultaneous transmitting
and receiving, clear both TE and RE to 0, then set both TE and RE to 1 simultaneously.
Figure 14.23 Sample Flowchart for Transmitting/Receiving Serial Data
Summary of Contents for SH7709S
Page 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Page 75: ...56 ...
Page 107: ...88 ...
Page 125: ...106 ...
Page 139: ...120 ...
Page 203: ...184 ...
Page 245: ...226 ...
Page 411: ...392 ...
Page 609: ...590 ...
Page 635: ...616 ...
Page 663: ...644 ...
Page 679: ...660 ...