63
Address error
Area U0
Cacheable
Area P0
External memory
space
Area P1
H'0000 0000
H'8000 0000
H'A000 0000
H'C000 0000
H'E000 0000
H'FFFF FFFF
H'0000 0000
H'8000 0000
H'FFFF FFFF
Area P2
Area P3
Area P4
Area 0
Area 1
Area 2
Area 3
Area 4
Area 5
Area 6
Area 7
Privileged mode
User mode
Figure 3.3 Physical Address Space (MMUCR.AT=0)
Single Address Translation: When the MMU is enabled, the virtual address space is divided into
units called pages. Physical addresses are translated in page units. Address translation tables in
external memory hold information such as the physical address that corresponds to the virtual
address and memory protection codes. When an access to areas P1 or P2 occurs, there is no TLB
access and the physical address is defined uniquely by hardware. If it belongs to area P0, P3 or
U0, the TLB is searched by virtual address and, if that virtual address is registered in the TLB, the
access hits the TLB. The corresponding physical address and the page control information are read
from the TLB and the physical address is determined.
Summary of Contents for SH7709S
Page 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Page 75: ...56 ...
Page 107: ...88 ...
Page 125: ...106 ...
Page 139: ...120 ...
Page 203: ...184 ...
Page 245: ...226 ...
Page 411: ...392 ...
Page 609: ...590 ...
Page 635: ...616 ...
Page 663: ...644 ...
Page 679: ...660 ...