32
2.3.3
Instruction Formats
Table 2.3 explains the meaning of instruction formats and source and destination operands. The
meaning of the operands depends on the operation code. The following symbols are used.
xxxx:
Operation code
mmmm: Source register
nnnn:
Destination register
iiii:
Immediate data
dddd:
Displacement
Table 2.3
Instruction Formats
Instruction Format
Source
Operand
Destination
Operand
Instruction
Example
0 format
xxxx
xxxx
xxxx
xxxx
15
0
—
—
NOP
n format
xxxx
xxxx
xxxx
nnnn
15
0
—
nnnn: register
direct
MOVT Rn
Control register or
system register
nnnn: register
direct
STS
MACH,Rn
Control register or
system register
nnnn: register
indirect with
pre-decrement
STC.L
SR,@–Rn
m format
xxxx
mmmm
xxxx
xxxx
15
0
mmmm: register
direct
Control register
or system
register
LDC
Rm,SR
mmmm: register
indirect with post-
increment
Control register
or system
register
LDC.L
@Rm+,SR
mmmm: register
indirect
—
JMP
@Rm
mmmm: PC-
relative using Rm
—
BRAF
Rm
Summary of Contents for SH7709S
Page 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Page 75: ...56 ...
Page 107: ...88 ...
Page 125: ...106 ...
Page 139: ...120 ...
Page 203: ...184 ...
Page 245: ...226 ...
Page 411: ...392 ...
Page 609: ...590 ...
Page 635: ...616 ...
Page 663: ...644 ...
Page 679: ...660 ...