Artesyn MVME5100, Programmer'S Reference Manual, Page: 166 / 318

Hawk PCI Host Bridge & Multi-Processor Interrupt Controller
MVME5100 Single Board Computer Programmer’s Reference (6806800H17B )
166
2.5.3 MPIC Registers
The following conventions are used in the Hawk register charts:

R - Read Only field.

R/W - Read/Write field.

S - Writing a ONE to this field sets this field.

C - Writing a ONE to this field clears this field.
The section discusses the following topics:

MPIC Registers on page 167

Feature Reporting Register on page 169

Global Configuration Register on page 170

Vendor Identification Register on page 172

Processor Init Register on page 172

IPI Vector/Priority Registers on page 173

Spurious Vector Register on page 174

Timer Frequency Register on page 174

Timer Current Count Registers on page 175

Timer Basecount Registers on page 176

Timer Vector/Priority Registers on page 177

Timer Destination Registers on page 178

External Source Vector/Priority Registers on page 178
Table 2-69 Perspective from the PPC bus in Little Endian mode
Offset $CF8 $CF9 $CFA $CFB
Bit (DH)
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
Name CONFIG_DATA
Data ‘D’ ’ Data ‘C’ Data ‘B’ Data ‘A’
Operation R/W R/W R/W R/W
Reset n/a n/a n/a n/a