10-15
PHYSICAL DESIGN AND SYSTEM DEBUGGING
V(x,t) =
Z
0
/(Z
0
+Z
S
) { [V
S
(t–t
pd
x) H(t
pd
–tx)]
+ t
L
[V
S
(t–t
pd
(2L–x)) H[t–t
pd
(2L–x))]
+ t
L
T
S
[V
S
(t–t
pd
(2L+x))H(t–t
pd
(2L+x))]
+...............}
This can be further explained by an example.
Let:
V
S
= sin(2
π
10
9
t)
Z
S
= 35 ohms
Z
L
= 20 ohms
Z
0
= 50 ohms
L = 14 in
x = 6 inches
t
pd
= 2 ns/ft = .17 ns/in
v = [2 ns/ft) = .5 ft/ns = 6 in/ns
t
L
= (20 – 50)/(20 + 50) = .43
t
S
= .18
at t = .5 ns
V(x,t)
= V(6 in, .5 ns)
= 50/(50+35){[sin (2
π
10
9
(0.5–0.17ns/in(6in))ns)}
+ (–0.43) {sin (2
π
10
9
(0.5–0.17(6))ns)H(0.5–0.17(6))}
= .59 {sin (-1.04
π
) +0} at t = .5 ns
Voltage at A with the transmission line properties accounted for. There is no reflection yet.
V(x,t)
= V(6 in, 5 ns)
= [50/50 + 35] {sin[2
π
10
9
(5 – (.17)(6)]
+ (–.43) {sin [2
π
10
9
(5 – .17 (28 – 6))] H [5 – .17 (28 – 6)]}
+ (–.43)( –.18) {sin [2
π
10 (5 – 17 (28 + 6))] H [5 –.17(28 + 6)]}
= .59 {sin (–1.04
π
) –.43 sin (2.52
π
) + .08 sin (–1.56
π
)}
The lattice diagram is a convenient visual tool for calculating the total voltage due to reflections
as described in the previous equations. Two vertical lines are drawn to represent points A and B
on the horizontal dimension, x. The vertical dimension represents time.
A waveform travels back and forth between points A and B of the transmission line in time, pro-
ducing the lattice diagram shown in
Figure 10-11
. The voltage at a given point is the sum of all
the individual reflected voltages up to that time. Notice that at each endpoint, two waves are con-
verging, the incident wave and the reflected wave. Therefore, the voltage at the end points A and
B at the time of the waveform reflection are calculated by summing both the incident and reflect-
ed waves up to and including the point in question.
Содержание Embedded Intel486
Страница 16: ......
Страница 18: ......
Страница 26: ......
Страница 28: ......
Страница 42: ......
Страница 44: ......
Страница 62: ......
Страница 64: ......
Страница 138: ......
Страница 139: ...5 Memory Subsystem Design Chapter Contents 5 1 Introduction 5 1 5 2 Processor and Cache Feature Overview 5 1 ...
Страница 140: ......
Страница 148: ......
Страница 150: ......
Страница 170: ......
Страница 172: ......
Страница 226: ......
Страница 228: ......
Страница 264: ......
Страница 282: ......
Страница 284: ......