
Chapter 8 DMA Controller
8-22
8.3.14 Arbitration
Among
DMA
Channels
The DMA Controller has an on-chip DMA Channel Arbiter that arbitrates bus ownership among four
DMA channels that use the internal bus (G-Bus). There are two methods for determining priority: the
round robin method and the fixed priority method. (See Figure 8.3.7.) The Round Robin Priority bit
(RRPT) of the DMA Master Control Register (DMMCR) selects the priority method.
•
Fixed priority (DMMCR.RRPT
=
0)
As shown below, Channel 0 has the highest priority and Channel 3 has the lowest priority.
CH0 > CH1 > CH2 > CH3
•
Round Robin method (DMMCR.RRPT
=
1)
The last channel to perform DMA transfer has the lowest priority.
•
After CH0 DMA transfer execution: CH1 > CH2 > CH3 > CH0
•
After CH1 DMA transfer execution: CH2 > CH3 > CH0 > CH1
•
After CH2 DMA transfer execution: CH3 > CH0 > CH1 > CH2
•
After CH3 DMA transfer execution: CH0 > CH1 > CH2 > CH3
a) Fixed Priority is selected
b) Round Robin Priority is selected
Figure 8.3.7 DMA Channel Arbitration
8.3.15 Restrictions in Access to PCI Bus
The PCI Controller detects a bus error if the DMA Controller performs one of the following accesses
to the PCI Bus.
•
Burst transfer exceeding 8 double words (PCICSTATUS.TLB)
•
Address Increment value –8 Burst transfer (PCICSTATUS.NIB)
•
Address Increment Value 0 Burst transfer (PCICSTATUS.ZIB)
•
Dual Address Burst transfer when the setting for DMSARn, DMDARn, or DMCNTRn is not a
double word boundary (PCICSTATUS.IAA)
In addition, Single Address transfers between an external I/O device and the PCI Bus are not
supported. Data transfer is not performed, but no error is detected.
Channel 0
Channel 1
Channel 2
Channel 3
Channel 0
Channel 2
Channel 1
Channel 3
Содержание TX49 TMPR4937
Страница 1: ...64 Bit TX System RISC TX49 Family TMPR4937 Rev 2 0 ...
Страница 4: ......
Страница 13: ...Table of Contents ix TMPR4937 Revision History 1 ...
Страница 14: ...Table of Contents x ...
Страница 15: ...Handling Precautions ...
Страница 16: ......
Страница 18: ...1 Using Toshiba Semiconductors Safely 1 2 ...
Страница 40: ...3 General Safety Precautions and Usage Considerations 3 18 ...
Страница 42: ...4 Precautions and Usage Considerations 4 2 ...
Страница 43: ...TMPR4937 2005 3 Rev 2 0 ...
Страница 44: ......
Страница 52: ...Chapter 1 Overview and Features 1 6 ...
Страница 156: ...Chapter 7 External Bus Controller 7 56 ...
Страница 491: ...Chapter 16 Removed 16 1 16 Removed ...
Страница 492: ...Chapter 16 Removed 16 2 ...
Страница 493: ...Chapter 17 Removed 17 1 17 Removed ...
Страница 494: ...Chapter 17 Removed 17 2 ...
Страница 495: ...Chapter 18 Removed 18 1 18 Removed ...
Страница 496: ...Chapter 18 Removed 18 2 ...
Страница 497: ...Chapter 19 Removed 19 1 19 Removed ...
Страница 498: ...Chapter 19 Removed 19 2 ...
Страница 506: ...Chapter 20 Extended EJTAG Interface 20 8 ...
Страница 529: ...Chapter 22 Pinout and Package Information 22 9 22 2 Package Dimensions P BGA484 3535 1 27B9 Unit mm ...
Страница 530: ...Chapter 22 Pinout and Package Information 22 10 ...
Страница 542: ...Chapter 24 Parts Number when Ordering 24 2 ...
Страница 544: ...Appendix A TX49 H3 Core Supplement A 2 ...