Tektronix Keithley SourceMeter 2470, Справочное руководство

Страница: 968 / 995

Appendix B: Status model 2470 High Voltage SourceMeter Instrument Reference Manual
B-6 2470-901-01 Rev. A /
May
2019
Questionable Event Register
You can program the bits in the Questionable Event Register to be cleared or set when an event
occurs.
When an enabled Questionable Event Register bit is set (because the enabled event occurs), the
corresponding bit B0 (MSB) and Bit B3 (QSB) of the Status Byte Register is set. The corresponding
Questionable Event Register Condition Register reflects the present status of the instrument, so it is
set while the event occurs.
When reading a register, a numeric value is returned. The binary equivalent of this value indicates
which bits in the register are set. For details, see Understanding bit settings (on page B-15).
You can use the following commands to read and set bits in the Questionable Event Register.
Description SCPI command TSP command
Read the Questionable
Condition Register :STATus:QUEStionable:CONDition?
(on page 12-100)
status.questionable.condition (on
page 14-185)
Set or read the contents of the
Questionable Event Enable
Register :STATus:QUEStionable:ENABle (on
page 12-101)
status.questionable.enable (on
page 14-185)
Read the Questionable Event
Register :STATus:QUEStionable[:EVENt]? (on
page 12-102)
status.questionable.event (on page
14-186)
Request the mapped set event
and mapped clear event status
for a bit in the Questionable
Event Register :STATus:QUEStionable:MAP (on
page 12-101)
status.questionable.getmap() (on
page 14-187)
Map event to a bit in the
Questionable Event Register :STATus:QUEStionable:MAP (on
page 12-101)
status.questionable.setmap() (on
page 14-187)
The instrument returns a decimal value that corresponds to the binary-weighted sum of all bits set in
the register. See
Event numbers (on page B-9) for information about event numbers. You can use a
copy of the following table to record settings for your instrument.
Bit
Decimal
value Set Event Clear Event When set, indicates the following
has occurred:
0 1
1 2
2 4
3 8
4 16
5 32
6 64
7 128
8 256
9 512
10 1024
11 2048
12 4096
13 8192
14 16 384