Rev.6.00 Oct.28.2004 page 19
of 1016
REJ09B0138-0600H
Pin No.
Type
Symbol
TFP-120
FP-128B
I/O
Name and Function
A/D converter
AN7 to
AN0
102 to
95
112 to
105
Input
Analog 7 to 0: Analog input pins.
ADTRG
92
102
Input
A/D conversion external trigger
input: Pin for input of an external
trigger to start A/D conversion.
D/A converter
DA1, DA0
102, 101
112, 111
Output Analog output: D/A converter
analog output pins.
A/D converter
and D/A
converter
AV
CC
93
103
Input
This is the power supply pin for the
A/D converter and D/A converter.
When the A/D converter and D/A
converter are not used, this pin
should be connected to the system
power supply (+5 V).
AV
SS
103
113
Input
This is the ground pin for the A/D
converter and D/A converter.
This pin should be connected to the
system power supply (0 V).
V
ref
94
104
Input
This is the reference voltage input pin
for the A/D converter and D/A
converter.
When the A/D converter and D/A
converter are not used, this pin
should be connected to the system
power supply (+5 V).
I/O ports
P1
7
to
P1
0
112 to
105
122 to
115
I/O
Port 1: An 8-bit I/O port. Input or
output can be designated for each bit
by means of the port 1 data direction
register (P1DDR).
P2
7
to
P2
0
71 to 64
79 to 72
I/O
Port 2: An 8-bit I/O port. Input or
output can be designated for each bit
by means of the port 2 data direction
register (P2DDR).
P3
5
to
P3
0
58 to 53
64 to 59
I/O
Port 3: A 6-bit I/O port. Input or
output can be designated for each bit
by means of the port 3 data direction
register (P3DDR).
P4
7
to
P4
0
102 to
95
112 to
105
Input
Port 4: An 8-bit input port.
P5
3
to
P5
0
92 to 89
102, 101,
98, 97
I/O
Port 5: A 4-bit I/O port. Input or
output can be designated for each bit
by means of the port 5 data direction
register (P5DDR).
P6
7
to
P6
0
63 to 60,
32 to 29
71 to 69,
66, 38, 37,
34, 33
I/O
Port 6: An 8-bit I/O port. Input or
output can be designated for each bit
by means of the port 6 data direction
register (P6DDR).
PA
7
to
PA
0
28 to 25,
23 to 20
32 to 29,
27 to 24
I/O
Port A: An 8-bit I/O port. Input or
output can be designated for each bit
by means of the port A data direction
register (PADDR).
Summary of Contents for ZTAT H8S/2357F
Page 4: ......
Page 28: ...Rev 6 00 Oct 28 2004 page xxiv of xxiv REJ09B0138 0600H...
Page 82: ...Rev 6 00 Oct 28 2004 page 54 of 1016 REJ09B0138 0600H...
Page 108: ...Rev 6 00 Oct 28 2004 page 80 of 1016 REJ09B0138 0600H...
Page 364: ...Rev 6 00 Oct 28 2004 page 336 of 1016 REJ09B0138 0600H...
Page 438: ...Rev 6 00 Oct 28 2004 page 410 of 1016 REJ09B0138 0600H...
Page 566: ...Rev 6 00 Oct 28 2004 page 538 of 1016 REJ09B0138 0600H...
Page 588: ...Rev 6 00 Oct 28 2004 page 560 of 1016 REJ09B0138 0600H...
Page 688: ...Rev 6 00 Oct 28 2004 page 660 of 1016 REJ09B0138 0600H...
Page 694: ...Rev 6 00 Oct 28 2004 page 666 of 1016 REJ09B0138 0600H...
Page 708: ...Rev 6 00 Oct 28 2004 page 680 of 1016 REJ09B0138 0600H...
Page 1044: ...Rev 6 00 Oct 28 2004 page 1016 of 1016 REJ09B0138 0600H...