Rev.6.00 Oct.28.2004 page 333
of 1016
REJ09B0138-0600H
Port G Data Direction Register (PGDDR)
Bit
:
7
6
5
4
3
2
1
0
—
—
—
PG4DDR PG3DDR PG2DDR PG1DDR PG0DDR
Modes 6, 7
Initial value :
Undefined Undefined Undefined
0
0
0
0
0
R/W
:
—
—
—
W
W
W
W
W
Modes 4, 5
Initial value :
Undefined Undefined Undefined
1
0
0
0
0
R/W
:
—
—
—
W
W
W
W
W
PGDDR is an 8-bit write-only register, the individual bits of which specify input or output for the pins of port G. PGDDR
cannot be read, and bits 7 to 5 are reserved. If PGDDR is read, an undefined value will be read.
The PG4DDR bit is initialized by a power-on reset and in hardware standby mode, to 1 in modes 4 and 5, and to 0 in
modes 6 and 7. It retains its prior state after a manual reset* and in software standby mode. The OPE bit in SBYCR is
used to select whether the bus control output pins retain their output state or become high-impedance when a transition is
made to software standby mode.
Note:
* Manual reset is only supported in the H8S/2357 ZTAT.
•
Mode 7*
Setting a PGDDR bit to 1 makes the corresponding port G pin an output port, while clearing the bit to 0 makes the pin
an input port.
•
Modes 4 to 6*
Pins PG
4
to PG
1
function as bus control output pins (
CS0
to
CS3
) when the corresponding PGDDR bits are set to 1,
and as input ports when the bits are cleared to 0.
Pin PG
0
functions as the
CAS
output pin when DRAM interface is designated. Otherwise, setting the corresponding
PGDDR bit to 1 makes the pin an output port, while clearing the bit to 0 makes the pin an input port. For details of the
DRAM interfaces, see section 6, Bus Controller.
Note: * Modes 6 and 7 are provided in the on-chip ROM version only.
Port G Data Register (PGDR)
Bit
:
7
6
5
4
3
2
1
0
—
—
—
PG4DR
PG3DR
PG2DR
PG1DR
PG0DR
Initial value :
Undefined Undefined Undefined
0
0
0
0
0
R/W
:
—
—
—
R/W
R/W
R/W
R/W
R/W
PGDR is an 8-bit readable/writable register that stores output data for the port G pins (PG
4
to PG
0
).
Bits 7 to 5 are reserved; they return an undetermined value if read, and cannot be modified.
PGDR is initialized to H'00 (bits 4 to 0) by a power-on reset, and in hardware standby mode. It retains its prior state after a
manual reset*, and in software standby mode.
Note:
* Manual reset is only supported in the H8S/2357 ZTAT.
Summary of Contents for ZTAT H8S/2357F
Page 4: ......
Page 28: ...Rev 6 00 Oct 28 2004 page xxiv of xxiv REJ09B0138 0600H...
Page 82: ...Rev 6 00 Oct 28 2004 page 54 of 1016 REJ09B0138 0600H...
Page 108: ...Rev 6 00 Oct 28 2004 page 80 of 1016 REJ09B0138 0600H...
Page 364: ...Rev 6 00 Oct 28 2004 page 336 of 1016 REJ09B0138 0600H...
Page 438: ...Rev 6 00 Oct 28 2004 page 410 of 1016 REJ09B0138 0600H...
Page 566: ...Rev 6 00 Oct 28 2004 page 538 of 1016 REJ09B0138 0600H...
Page 588: ...Rev 6 00 Oct 28 2004 page 560 of 1016 REJ09B0138 0600H...
Page 688: ...Rev 6 00 Oct 28 2004 page 660 of 1016 REJ09B0138 0600H...
Page 694: ...Rev 6 00 Oct 28 2004 page 666 of 1016 REJ09B0138 0600H...
Page 708: ...Rev 6 00 Oct 28 2004 page 680 of 1016 REJ09B0138 0600H...
Page 1044: ...Rev 6 00 Oct 28 2004 page 1016 of 1016 REJ09B0138 0600H...