Infrared Radiation (IR)
User Manual All information provided in this document is subject to legal disclaimers. © REALTEK 2019. All rights reserved.
309
23:21
IR_RX_FILTER_STAGETX
R/W
0x0
0x0: Filter <= 20ns glitch
0x1: Filter <= 30ns glitch
0x2: Filter <= 40ns glitch
0x3: Filter <= 50ns glitch
…
20
RSVD
N/A
0
Reserved
19
IR_RX_FIFO_ERROR_INT_MASK
R/W
0x0
Rx FIFO error read interrupt
When Rx FIFO is empty, read Rx FIFO and trigger interrupt.
0: Unmask
1: Mask
18
IR_RX_CNT_THR_INT_MASK
R/W
0x0
Rx count threshold interrupt
0: Unmask
1: Mask
17
IR_RX_FIFO_OF_INT_MASK
R/W
0x0
Rx FIFO overflow
0: Unmask
1: Mask
16
IR_RX_CNT_OF_INT_MASK
R/W
0x0
RX counter overflow
0: Unmask
1: Mask
15
IR_RX_FIFO_LEVEL_INT_MASK
R/W
0x0
Rx FIFO level interrupt
0: Unmask
1: Mask
When Rx FIFO offset
≥
threshold value, this interrupt is triggered.
14
IR_RX_FIFO_FULL_INT_MASK
R/W
0x0
Rx FIFO full interrupt
0: Unmask
1: Mask
13
IR_RX_FIFO_DISCARD_SET
R/W
0x0
When FIFO is full, new data is send to FIFO:
0: Discard oldest data in FIFO.
1: Reject new data sending to FIFO.
12:8
IR_RX_FIFO_LEVEL_TH
R/W
0x0
Rx FIFO interrupt threshold
When Rx FIFO depth > threshold value, this interrupt is triggered.
7:6
RSVD
N/A
0
Reserved
5
IR_RX_FIFO_ERROR_INT_EN
R/W
0x0
Rx FIFO error read interrupt
When Rx FIFO is empty, reading the Rx FIFO triggers this interrupt.
0: Disable
1: Enable
4
IR_RX_CNT_THR_INT_EN
R/W
0x0
Rx count threshold interrupt
0: Disable
1: Enable
3
IR_RX_FIFO_OF_INT_EN
R/W
0x0
RX FIFO overflow
0: Disable
1: Enable
2
IR_RX_CNT_OF_INT_EN
R/W
0x0
RX counter overflow
0: Disable
1: Enable
1
IR_RX_FIFO_LEVEL_INT_EN
R/W
0x0
Rx FIFO level interrupt
When Rx FIFO offset
≥
threshold value, this interrupt is triggered.
0: Disable
1: Enable
0
IR_RX_FIFO_FULL_INT_EN
R/W
0x0
Rx FIFO full interrupt
0: Disable
1: Enable
15.3.3.2
IR_RX_SR
Name:
IR clock division register
Realtek confidential files
The document authorized to
SZ99iot
2019-05-15 10:08:03
