ML620Q503/Q504 User's Manual
Chapter 9 Function Timer(FTM)
FEUL620Q504 9–21
9.2.12 FTMn Trigger Register 1 (FTnTRG1 : n=0,1,2,3)
Address: 0F412H(FT0TRG1L/FT0TRG1), 0F413H(FT0TRG1H),
0F432H(FT1TRG1L/FT1TRG1), 0F433H(FT1TRG1H),
0F452H(FT2TRG1L/FT2TRG1), 0F453H(FT2TRG1H),
0F472H(FT3TRG1L/FT3TRG1), 0F473H(FT3TRG1H)
Access: R/W
Access size: 8/16 bit
Initial value: 0000H
7
6
5
4
3
2
1
0
FTnTRG1L
–
–
FTnEST1
FTnEST0
–
–
FTnTRM1
FTnTRM0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Initial value
0
0
0
0
0
0
0
0
15
14
13
12
11
10
9
8
FTnTRG1H
–
–
–
–
–
–
–
–
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Initial value
0
0
0
0
0
0
0
0
FTnTRG1 is a special function register (SFR) used to set the function of FTMn.
Description of Bits
•
FTnTRM1-0
(bits 1 to 0)
Selects the edge of the trigger event for FTMn.
It is enabled only when EXI0-7 is selected as the event trigger source. Otherwise, it is fixed to the
rising edge.
FTnMD
FTnTRM1-0
Description
Counter start
Counter stop/clear
TIMER
CAPTURE
PWM1/2
0
0
Rising edge
Rising edge (initial value)
0
1
Falling edge
Rising edge
1
0
Rising edge
Falling edge
1
1
Falling edge
Falling edge
•
FTnEST1-0
(bits 5 to 4)
Selects the emergency stop trigger source of FTMn. This bit is effective only when FTnEMGEN is 1.
FTnMD
FTnEST
Description
TIMER
CAPTURE
PWM1/2
0
Rising edge of EXI0TGO (initial value)
1
Rising edge of EXI4TGO
2
CMP0TGO
3
CMP1TGO
[Note]
EXInTGO is the trigger signal from external terminals.
CMP0TGO,CMP1TGO is signal for trigger of the comparator.
Содержание LAPIS SEMICONDUCTOR ML620Q503
Страница 2: ...ML620Q503 Q504 User s Manual Issue Date Apr 16 2015 FEUL620Q504 01...
Страница 18: ...Chapter 1 Overview...
Страница 32: ...Chapter 2 CPU and Memory Space...
Страница 44: ...Chapter 3 Reset Function...
Страница 50: ...Chapter 4 Power Management...
Страница 70: ...Chapter 5 Interrupts...
Страница 134: ...Chapter 6 Clock Generation Circuit...
Страница 161: ...Chapter 7 Time Base Counter...
Страница 170: ...Chapter 8 Timers...
Страница 183: ...Chapter 9 Function Timer FTM...
Страница 231: ...Chapter 10 Watchdog Timer...
Страница 239: ...Chapter 11 Synchronous Serial Port SSIO...
Страница 251: ...Chapter 12 Synchronous Serial Port with FIFO SSIOF...
Страница 283: ...Chapter 13 UART...
Страница 303: ...Chapter 14 UART with FIFO UARTF...
Страница 327: ...Chapter 15 I2 C Bus Interface...
Страница 344: ...Chapter 16 Port XT...
Страница 350: ...Chapter 17 Port 0...
Страница 361: ...Chapter 18 Port 1...
Страница 368: ...Chapter 19 Port2...
Страница 379: ...Chapter 20 Port 3...
Страница 395: ...Chapter 21 Port 4...
Страница 410: ...Chapter 22 Port 5...
Страница 426: ...Chapter 23 Melody Driver...
Страница 439: ...Chapter 24 RC Oscillation type A D Converter RC ADC...
Страница 462: ...Chapter 25 Successive Approximation Type A D Converter SA ADC...
Страница 479: ...Chapter 26 Analog Comparator...
Страница 489: ...Chapter 27 Flash Memory Control...
Страница 505: ...Chapter 28 Voltage Level Supervisor VLS...
Страница 517: ...Chapter 29 LLD circuit...
Страница 519: ...Chapter 30 On Chip Debug Function...
Страница 522: ...Appendixes...
Страница 552: ...Revision History...