42
SPRUH91D – March 2013 – Revised September 2016
Copyright © 2013–2016, Texas Instruments Incorporated
List of Figures
31-33. SRP Fix Time Register (SRPFIXTIME)
..............................................................................
31-34. Teardown Register (TEARDOWN)
....................................................................................
31-35. USB Interrupt Source Register (INTSRCR)
..........................................................................
31-36. USB Interrupt Source Set Register (INTSETR)
.....................................................................
31-37. USB Interrupt Source Clear Register (INTCLRR)
...................................................................
31-38. USB Interrupt Mask Register (INTMSKR)
............................................................................
31-39. USB Interrupt Mask Set Register (INTMSKSETR)
.................................................................
31-40. USB Interrupt Mask Clear Register (INTMSKCLRR)
...............................................................
31-41. USB Interrupt Source Masked Register (INTMASKEDR)
..........................................................
31-42. USB End of Interrupt Register (EOIR)
................................................................................
31-43. Generic RNDIS EP1 Size Register (GENRNDISSZ1)
..............................................................
31-44. Generic RNDIS EP2 Size Register (GENRNDISSZ2)
..............................................................
31-45. Generic RNDIS EP3 Size Register (GENRNDISSZ3)
..............................................................
31-46. Generic RNDIS EP4 Size Register (GENRNDISSZ4)
..............................................................
31-47. Function Address Register (FADDR)
.................................................................................
31-48. Power Management Register (POWER)
.............................................................................
31-49. Interrupt Register for Endpoint 0 Plus Tx Endpoints 1 to 4 (INTRTX)
...........................................
31-50. Interrupt Register for Receive Endpoints 1 to 4 (INTRRX)
........................................................
31-51. Interrupt Enable Register for INTRTX (INTRTXE)
..................................................................
31-52. Interrupt Enable Register for INTRRX (INTRRXE)
.................................................................
31-53. Interrupt Register for Common USB Interrupts (INTRUSB)
.......................................................
31-54. Interrupt Enable Register for INTRUSB (INTRUSBE)
..............................................................
31-55. Frame Number Register (FRAME)
....................................................................................
31-56. Index Register for Selecting the Endpoint Status and Control Registers (INDEX)
.............................
31-57. Register to Enable the USB 2.0 Test Modes (TESTMODE)
......................................................
31-58. Maximum Packet Size for Peripheral/Host Transmit Endpoint (TXMAXP)
......................................
31-59. Control Status Register for Endpoint 0 in Peripheral Mode (PERI_CSR0)
......................................
31-60. Control Status Register for Endpoint 0 in Host Mode (HOST_CSR0)
...........................................
31-61. Control Status Register for Peripheral Transmit Endpoint (PERI_TXCSR)
.....................................
31-62. Control Status Register for Host Transmit Endpoint (HOST_TXCSR)
...........................................
31-63. Maximum Packet Size for Peripheral Host Receive Endpoint (RXMAXP)
.......................................
31-64. Control Status Register for Peripheral Receive Endpoint (PERI_RXCSR)
......................................
31-65. Control Status Register for Host Receive Endpoint (HOST_RXCSR)
...........................................
31-66. Count 0 Register (COUNT0)
...........................................................................................
31-67. Receive Count Register (RXCOUNT)
................................................................................
31-68. Type Register (Host mode only) (HOST_TYPE0)
..................................................................
31-69. Transmit Type Register (Host mode only) (HOST_TXTYPE)
.....................................................
31-70. NAKLimit0 Register (Host mode only) (HOST_NAKLIMIT0)
......................................................
31-71. Transmit Interval Register (Host mode only) (HOST_TXINTERVAL)
............................................
31-72. Receive Type Register (Host mode only) (HOST_RXTYPE)
.....................................................
31-73. Receive Interval Register (Host mode only) (HOST_RXINTERVAL)
.............................................
31-74. Configuration Data Register (CONFIGDATA)
.......................................................................
31-75. Transmit and Receive FIFO Register for Endpoint 0 (FIFO0)
.....................................................
31-76. Transmit and Receive FIFO Register for Endpoint 1 (FIFO1)
.....................................................
31-77. Transmit and Receive FIFO Register for Endpoint 2 (FIFO2)
.....................................................
31-78. Transmit and Receive FIFO Register for Endpoint 3 (FIFO3)
.....................................................
31-79. Transmit and Receive FIFO Register for Endpoint 4 (FIFO4)
.....................................................
31-80. Device Control Register (DEVCTL)
...................................................................................
31-81. Transmit Endpoint FIFO Size (TXFIFOSZ)
..........................................................................