Rev. 6.0, 07/02, page 248 of 986
The WDT has the following features
•
Can be used to secure clock stabilization time
Used when exiting standby mode or a temporary standby state when the clock frequency is
changed.
•
Can be switched between watchdog timer mode and interval timer mode
•
Internal reset generation in watchdog timer mode
An internal reset is executed on counter overflow.
Power-on reset or manual reset can be selected.
•
Interrupt generation in interval timer mode
An interval timer interrupt is generated on counter overflow.
•
Selection of eight counter input clocks
Any of eight clocks can be selected, scaled from the
×
1 clock of frequency divider 2 shown in
figure 10.1.
The CPG is described in sections 10.2 to 10.6, and the WDT in sections 10.7 to 10.9.
Summary of Contents for SH7750 series
Page 106: ...Rev 6 0 07 02 page 56 of 986 ...
Page 144: ...Rev 6 0 07 02 page 94 of 986 ...
Page 242: ...Rev 6 0 07 02 page 192 of 986 ...
Page 270: ...Rev 6 0 07 02 page 220 of 986 ...
Page 360: ...Rev 6 0 07 02 page 310 of 986 ...
Page 538: ...Rev 6 0 07 02 page 488 of 986 ...
Page 706: ...Rev 6 0 07 02 page 656 of 986 ...
Page 752: ...Rev 6 0 07 02 page 702 of 986 ...
Page 780: ...Rev 6 0 07 02 page 730 of 986 ...
Page 822: ...Rev 6 0 07 02 page 772 of 986 ...
Page 986: ...Rev 6 0 07 02 page 936 of 986 ...
Page 1030: ...Rev 6 0 07 02 page 980 of 986 ...
Page 1036: ...Rev 6 0 07 02 page 986 of 986 ...