Rev. 6.0, 07/02, page 509 of 986
Bit 1—NMI Flag (NMIF): Indicates that NMI has been input. This bit is set regardless of
whether or not the DMAC is operating. If this bit is set during data transfer, transfers on all
channels are suspended. The CPU cannot write 1 to NMIF. This bit can only be cleared by writing
0 after reading 1.
Bit 1: NMIF
Description
0
No NMI input, DMA transfer enabled
(Initial value)
[Clearing condition]
When 0 is written to NMIF after reading NMIF = 1
1
NMI input, DMA transfer disabled
[Setting condition]
When an NMI interrupt is generated
Bit 0—DMAC Master Enable (DME): Enables activation of the entire DMAC. When the DME
bit and the DE bit of the CHCR register for the corresponding channel are set to 1, that channel is
enabled for transfer. If this bit is cleared during data transfer, transfers on all channels are
suspended.
Even if the DME bit has been set, transfer is not enabled when TE is 1 or DE is 0 in CHCR, or
when the NMI or AE bit in DMAOR is 1.
Bit 0: DME
Description
0
Operation disabled on all channels
(Initial value)
1
Operation enabled on all channels
Summary of Contents for SH7750 series
Page 106: ...Rev 6 0 07 02 page 56 of 986 ...
Page 144: ...Rev 6 0 07 02 page 94 of 986 ...
Page 242: ...Rev 6 0 07 02 page 192 of 986 ...
Page 270: ...Rev 6 0 07 02 page 220 of 986 ...
Page 360: ...Rev 6 0 07 02 page 310 of 986 ...
Page 538: ...Rev 6 0 07 02 page 488 of 986 ...
Page 706: ...Rev 6 0 07 02 page 656 of 986 ...
Page 752: ...Rev 6 0 07 02 page 702 of 986 ...
Page 780: ...Rev 6 0 07 02 page 730 of 986 ...
Page 822: ...Rev 6 0 07 02 page 772 of 986 ...
Page 986: ...Rev 6 0 07 02 page 936 of 986 ...
Page 1030: ...Rev 6 0 07 02 page 980 of 986 ...
Page 1036: ...Rev 6 0 07 02 page 986 of 986 ...