Rev. 6.0, 07/02, page 482 of 986
HiZ
HiZ
HiZ
HiZ
HiZ
HiZ
HiZ
HiZ
HiZ
HiZ
HiZ
HiZ
HiZ
HiZ
HiZ
CKIO
HiZ
A25–A0
RD/
D63–D0 (write)
/
/
A25–A0
RD/
D63–D0 (write)
Master access
Slave access
Master access
Asserted for at least 2 cycles
Negated within 2 cycles
HiZ
HiZ
HiZ
HiZ
HiZ
HiZ
Master mode device access
Must be asserted for
at least 2 cycles
Must be negated within 2 cycles
Slave mode device access
Figure 13.78 Arbitration Sequence
Summary of Contents for SH7750 series
Page 106: ...Rev 6 0 07 02 page 56 of 986 ...
Page 144: ...Rev 6 0 07 02 page 94 of 986 ...
Page 242: ...Rev 6 0 07 02 page 192 of 986 ...
Page 270: ...Rev 6 0 07 02 page 220 of 986 ...
Page 360: ...Rev 6 0 07 02 page 310 of 986 ...
Page 538: ...Rev 6 0 07 02 page 488 of 986 ...
Page 706: ...Rev 6 0 07 02 page 656 of 986 ...
Page 752: ...Rev 6 0 07 02 page 702 of 986 ...
Page 780: ...Rev 6 0 07 02 page 730 of 986 ...
Page 822: ...Rev 6 0 07 02 page 772 of 986 ...
Page 986: ...Rev 6 0 07 02 page 936 of 986 ...
Page 1030: ...Rev 6 0 07 02 page 980 of 986 ...
Page 1036: ...Rev 6 0 07 02 page 986 of 986 ...