Rev. 6.0, 07/02, page 157 of 986
(3) Peripheral Module Interrupts
•
Source: The interrupt mask bit setting in SR is smaller than the peripheral module (H-UDI,
GPIO, DMAC, TMU, RTC, SCI, SCIF, WDT, or REF) interrupt level, and the BL bit in SR is
0 (accepted at instruction boundary).
•
Transition address: VBR + H'0000 0600
•
Transition operations:
The PC contents immediately after the instruction at which the interrupt is accepted are set in
SPC. The SR and R15 contents at the time of acceptance are set in SSR and SGR.
The code corresponding to the interrupt source is set in INTEVT. The BL, MD, and RB bits
are set to 1 in SR, and a branch is made to VBR + H'0600. The module interrupt levels should
be set as values between B'0000 and B'1111 in the interrupt priority registers (IPRA–IPRC) in
the interrupt controller. For details, see section 19, Interrupt Controller (INTC).
Module_interruption()
{
SPC = PC;
SSR = SR;
SGR = R15;
INTEVT = H'00000400 ~ H'B80;
SR.MD = 1;
SR.RB = 1;
SR.BL = 1;
PC = VBR + H'00000600;
}
Summary of Contents for SH7750 series
Page 106: ...Rev 6 0 07 02 page 56 of 986 ...
Page 144: ...Rev 6 0 07 02 page 94 of 986 ...
Page 242: ...Rev 6 0 07 02 page 192 of 986 ...
Page 270: ...Rev 6 0 07 02 page 220 of 986 ...
Page 360: ...Rev 6 0 07 02 page 310 of 986 ...
Page 538: ...Rev 6 0 07 02 page 488 of 986 ...
Page 706: ...Rev 6 0 07 02 page 656 of 986 ...
Page 752: ...Rev 6 0 07 02 page 702 of 986 ...
Page 780: ...Rev 6 0 07 02 page 730 of 986 ...
Page 822: ...Rev 6 0 07 02 page 772 of 986 ...
Page 986: ...Rev 6 0 07 02 page 936 of 986 ...
Page 1030: ...Rev 6 0 07 02 page 980 of 986 ...
Page 1036: ...Rev 6 0 07 02 page 986 of 986 ...