Rev. 6.0, 07/02, page viii of I
Section
Page
Item
Description
9.8.5 Hardware Standby
Mode Timing (SH7750S,
SH7750R Only)
244 to
246
Figures 9.12, 9.13, 9.15
Figures changed
Notes added
10.2.1 Block Diagram of
CPG
249
Figure 10.1 (1) Block
Diagram of CPG (SH7750,
SH7750S)
Amended
250
Figure 10.1 (2) Block
Diagram of CPG (SH7750R)
Newly added
10.2.2 CPG Pin
Configuration
252
Table 10.1 CPG Pins
Table and Note
amended
10.2.3 CPG Register
Configuration
252
Table 10.2 CPG Register
Description added
10.3 Clock Operating Modes
Description added and
amended
253
Table 10.3 (1) Clock
Operating Modes (SH7750,
SH7750S)
Table amended and
Note amended and
added
253
Table 10.3 (2) Clock
Operating Modes (SH7750R)
Newly added
254
Table 10.4 FRQCR Settings
and Internal Clock
Frequencies
Table and Note
amended
10.8.2 Watchdog Timer
Control/Status Register
(WTCSR)
261
Description amended
10.10 Notes on Board
Design
265
When Using a PLL Oscillator
Circuit
Description amended
266
Figure 10.5 Points for
Attention when Using PLL
Oscillator Circuit
Amended
11.1.1 Features
267
Description added for
Alarm interrupts
11.1.2 Block Diagram
268
Figure 11.1 Block Diagram
of RTC
Figure amended and
Note added
11.1.3 Pin Configuration
269
Table 11.1 RTC Pins
Table amended
11.1.4 Register Configuration 270
Table 11.2 RTC Registers
RTC control register 3
and Year alarm register
added to table, and
Note added
Summary of Contents for SH7750 series
Page 106: ...Rev 6 0 07 02 page 56 of 986 ...
Page 144: ...Rev 6 0 07 02 page 94 of 986 ...
Page 242: ...Rev 6 0 07 02 page 192 of 986 ...
Page 270: ...Rev 6 0 07 02 page 220 of 986 ...
Page 360: ...Rev 6 0 07 02 page 310 of 986 ...
Page 538: ...Rev 6 0 07 02 page 488 of 986 ...
Page 706: ...Rev 6 0 07 02 page 656 of 986 ...
Page 752: ...Rev 6 0 07 02 page 702 of 986 ...
Page 780: ...Rev 6 0 07 02 page 730 of 986 ...
Page 822: ...Rev 6 0 07 02 page 772 of 986 ...
Page 986: ...Rev 6 0 07 02 page 936 of 986 ...
Page 1030: ...Rev 6 0 07 02 page 980 of 986 ...
Page 1036: ...Rev 6 0 07 02 page 986 of 986 ...