Rev. 6.00, 08/04, page 298 of 628
Port Mode Register 2 (PMR2)
Bit
7
6
5
4
3
2
1
0
—
—
POF1
—
—
WDCKS
NCS
IRQ0
Initial value
1
1
0
1
1
0
0
0
Read/Write
—
—
R/W
—
—
R/W
R/W
R/W
PMR2 is an 8-bit read/write register, mainly controlling the selection of pin functions for port 2.
Only the bit relating to the watchdog timer is described here. For details of the other bits, see
section 8, I/O Ports.
Bit 2—Watchdog Timer Source Clock Select (WDCKS)
This bit selects the watchdog timer source clock. Note that stabilization times for the H8/38024,
H8/38024S, and H8/38024F-ZTAT Group and for the H8/38124 Group are different.
•
H8/38024, H8/38024S, H8/38024F-ZTAT Group
WDCKS
Description
0
φ
/8192 selected
(initial value)
1
φ
w/32 selected
•
H8/38124 Group
WDCKS
Description
0
Selects clock based on timer mode register W (TMW) setting
(initial value)
1
φ
w/32 selected
Summary of Contents for H8/38024 Series
Page 18: ...Rev 6 00 08 04 page xviii of xxx...
Page 30: ...Rev 6 00 08 04 page xxx of xxx...
Page 130: ...Rev 6 00 08 04 page 100 of 628...
Page 216: ...Rev 6 00 08 04 page 186 of 628...
Page 416: ...Rev 6 00 08 04 page 386 of 628...
Page 432: ...Rev 6 00 08 04 page 402 of 628...
Page 468: ...Rev 6 00 08 04 page 438 of 628...
Page 661: ...H8 38024 H8 38024S H8 38024F ZTAT H8 38124 Group Hardware Manual...