278
Intel
®
855GME Chipset and Intel
®
6300ESB ICH Embedded Platform Design Guide
Schematic Checklist Summary
12.3.4
Graphics Interfaces Checklist
12.3.4.1
Low Voltage Digital Signalling (LVDS) Checklist
presents the LVDS checklist.
12.3.4.2
Digital Video Out (DVO) Checklist
presents the DVO checklist.
depicts the DPMS clock implementation.
Table 126. LVDS Checklist
Pin Name
System
Pull-up/Pull-down
Notes
√
LIBG
1.5 K
Ω
1% pull-down to
GND
IYAP[3:0]/
IYAM[3:0]
IYBP[3:0]/
IYBM[3:0]
When any of these LVDS data pairs are unused, they
may be left as NC. The Intel CRB routes these data
pairs directly to a 30-pin dual channel LVDS
connector.
ICLKAP/ICLKAM
ICLKBP/ICLKBM
When either of these LVDS clock pairs is not used, it
may be left as NC.
DDCPCLK,
DDCPDATA
2.2 k to 10 k pull-up to 3.3 V
if not used.
LVDS Panel DDC Clock/Data pair to collect digital
display EDID information.
PANELVDDEN
100 k pull-down
Used for LVDS Panel Power control.
PANELBKLTEN
100 k pull-down
Used for LVDS Panel backlight enable.
PANELBKLTCTL
100 k pull-down
Used for LVDS Panel backlight brightness control.
Table 127. DVO Checklist (Sheet 1 of 2)
Pin Name
System
Pull-up/Pull-down
Notes
√
DVORCOMP
40.2
Ω
1% pull-down to
GND
Trace shall be 10-mil wide with 20-mil spacing.
GVREF
1 K
Ω
1% pull-up to
V_1P5_CORE
1 K
Ω
1% pull-down to GND
Signal voltage level = 1/2 of V_1P5_CORE. Need
0.1 µF cap at GMCH pin and near ADD slot pin (if
implemented).
DVOCD[11:0]
When unused, these signals may be left as NC.
DVO Routing is to ADD connector on Intel CRB. For
AGP these signals are: GAD[29:19] and GCBE#. See
Chapter 3.6.3 of the 855GME datasheet for exact
assignment.
DVOCCLK,
DVOCCLK#
When unused, these signals may be left as NC.
For AGP these signals are: GAD_STB1, GAD_STB1#.
DVOCHSYNC
When unused, these signals may be left as NC. For
AGP this signal is: GAD[17].
DVOCVSYNC
When unused, these signals may be left as NC. For
AGP this signal is: GAD[16].
DVOCBLANK#
When unused, these signals may be left as NC. For
AGP this signal is: GAD[18].
Summary of Contents for 6300ESB ICH
Page 24: ...24 Intel 855GME Chipset and Intel 6300ESB ICH Embedded Platform Design Guide Introduction...
Page 102: ...102 Intel 855GME Chipset and Intel 6300ESB ICH Embedded Platform Design Guide...
Page 122: ...122 Intel 855GME Chipset and Intel 6300ESB ICH Embedded Platform Design Guide...
Page 190: ...190 Intel 855GME Chipset and Intel 6300ESB ICH Embedded Platform Design Guide Hub Interface...
Page 318: ...318 Intel 855GME Chipset and Intel 6300ESB ICH Embedded Platform Design Guide Layout Checklist...
