![Geehy SEMICONDUCTOR APM32F405 Series User Manual Download Page 589](http://html1.mh-extra.com/html/geehy-semiconductor/apm32f405-series/apm32f405-series_user-manual_573630589.webp)
www.geehy.com Page 588
MAC address 2 low register (MAC_ADDR2L)
Offset address: 0x54
Reset value: 0xFFFF FFFF
Field
Name
R/W
Description
31:0
ADDR2L
R/W
MAC Address 2 low bit [31:0] (MAC Address 2)
This bit field contains the low 32 bits of the first 6-byte MAC address
2. If the application does not load the content of this bit field after
initialization, the content will not be defined.
MAC address 3 high register (MAC_ADDR3H)
Offset address: 0x58
Reset value: 0x0000 FFFF
Field
Name
R/W
Description
15:0
ADDR3H
R/W
MAC address 3 high bit [47:32] (MAC Address 3)
It contains the first 16 bits (47:32) of the first 6-byte MAC address 3.
23:16
Reserved
29:24 MASKBCTRL
R/W
Mask Byte Control
These bits are used to compare the mask control bits of 3 bytes of
each MAC address. When they are set to high level, the MAC core
will not compare the corresponding bytes of the received DA/SA
with the contents of the MAC address 3 register. Each bit is used to
control the mask of bytes, as follows:
Bit 29: ADDR3H [15:8]
Bit 28: ADDR3H [7:0]
Bit 27: ADDR3L [31:24]
…
Bit 24: ADDR3L [7:0]
30
ADDRSEL
R/W
Address Select
0:
Compare the MAC address 3 [47:0] with the DA field of the
received frame
1: Compare the MAC address 3 [47:0] with the SA field of the
received frame
31
ADDREN
R/W
Address Enable
0: The address filter will ignore the address used for filtering
1: The address filter uses the MAC address 3 for filtering
MAC address 3 low register (MAC_ADDR3L)
Offset address: 0x5C
Reset value: 0xFFFF FFFF
Field
Name
R/W
Description
31:0
ADDR3L
R/W
MAC Address 3 low bit [31:0] (MAC Address 3)
This bit field contains the low 32 bits of the first 6-byte MAC address
3. If the application does not load the content of this bit field after
initialization, the content will not be defined.