![background image](http://html1.mh-extra.com/html/omron/cp1l-cpu-unit-03-2009/cp1l-cpu-unit-03-2009_operation-manual_742084381.webp)
347
Interrupt Functions
Section 6-1
Operation
When execution condition W0.00 goes ON, MSKS(690) is executed to enable
CIO 0.04 as an up-differentiated input interrupt.
If CIO 0.04 goes from OFF to ON (up-differentiation), processing of the cyclic
task that is currently being executed will be interrupted and processing of
interrupt task 140 will start. When the interrupt task processing is completed,
processing of the interrupted ladder program will restart.
Restrictions
Inputs cannot be used for input interrupts when they are being used as gen-
eral-purpose (normal) inputs or quick-response inputs.
6-1-3
Input Interrupts (Counter Mode)
Overview
This function counts up-differentiated or down-differentiated input signals and
executes an interrupt task when the count reaches the set value.
• The counter-mode input interrupts use the same input terminals as the
direct-mode input interrupts. Refer to
6-1-2 Input Interrupts (Direct Mode)
for details.
• The counter input mode can be set to up or down (incrementing or decre-
menting) with MSKS(690).
• The counter-mode input interrupts start the same interrupt tasks (140 to
145) as the direct-mode input interrupts.
• The maximum input response frequency is 5 kHz total for all counter-
mode input interrupts.
Relationship of Input Bits,
Task Numbers, and
Counters
Note
*Input interrupts 4 and 5 are not supported by CPU Units with 10 or 14 I/O
Points.
**Input interrupts 2 and 3 are not supported by CPU Units with 10 I/O Points.
W0.00
0.04
MSKS(690) executed
Cyclic task processing
Interrupt
task 140
processing
Processing
interrupted
Cyclic task
processing
Processing
interrupted
Interrupt
task 140
processing
Input bits
Function
Counter words
Input interrupt
number
Interrupt task
number
SV
(0000 to FFFF)
PV
0.04
Input interrupt 0
140
A532
A536
0.05
Input interrupt 1
141
A533
A537
0.06**
Input interrupt 2** 142
A534
A538
0.07**
Input interrupt 3** 143
A535
A539
0.08*
Input interrupt 4*
144
A544
A548
0.09*
Input interrupt 5*
145
A545
A549
Содержание CP1L CPU UNIT - 03-2009
Страница 1: ...Cat No W462 E1 06 CP1L CPU Unit SYSMAC CP Series CP1L L_0D_ CP1L M_0D_ OPERATION MANUAL...
Страница 2: ......
Страница 4: ...iv...
Страница 10: ...x...
Страница 22: ...xxii...
Страница 34: ...xxxiv Conformance to EC Directives 6...
Страница 70: ...36 Function Blocks Section 1 5...
Страница 584: ...550 Trouble Shooting Section 8 7...
Страница 627: ...593 Sample Application Section 9 12 Network Settings Network Tab Network Settings Driver Tab...
Страница 630: ...596 Sample Application Section 9 12...
Страница 654: ...620 Troubleshooting Unit Errors Section 11 4...
Страница 662: ...628 Replacing User serviceable Parts Section 12 2...
Страница 668: ...634 Standard Models Appendix A...
Страница 698: ...664 Auxiliary Area Allocations by Function Appendix C...
Страница 746: ...712 Auxiliary Area Allocations by Address Appendix D...
Страница 773: ...739 Connections to Serial Communications Option Boards Appendix F Connecting to Unit...
Страница 774: ...740 Connections to Serial Communications Option Boards Appendix F...
Страница 806: ...772 Index...
Страница 808: ...774 Revision History...