![background image](http://html1.mh-extra.com/html/omron/cp1l-cpu-unit-03-2009/cp1l-cpu-unit-03-2009_operation-manual_742084216.webp)
182
High-speed Counters
Section 5-1
5-1-3
Procedure
Select high-speed counter 0 to 3.
Select the pulse input method, reset
method, and counting range.
Select the kind of interrupt (if any).
Wire inputs.
PLC Setup settings
Ladder program
•
Pulse input methods: Differential phase (4x),
Pulse + direction, Up/Down, or Increment
•
Reset methods: Phase-Z + Software reset, Software reset,
Phase-Z + Software reset (continuing comparing),
Software reset (continuing comparing)
•
Counting ranges: Linear mode or Ring mode
•
Enable/disable interrupts
•
Target value comparison interrupt
•
Range comparison interrupt
•
Connect to the terminals (24 VDC input or line-driver)
•
High-speed Counters 0 to 3 Enable/Disable:
•
High-speed Counters 0 to 3Pulse Input Mode:
Differential phase (4x)
Pulse + direction
Up/Down
Increment
•
High-speed Counters 0 to 3 Reset Method:
Phase-Z + Software reset, Software reset, Phase-Z + Software
reset (continuing comparing), Software reset (continuing
comparing)
•
High-speed Counters 0 to 3 Counting Mode:
Linear mode
Ring mode
•
Program the interrupt task (with any interrupt number between 0
and 255) to be executed when using a target value comparison
or range comparison interrupts.
•
Register a target value comparison table and start the
comparison.
•
Register a range comparison table and start the comparison.
•
Register a target value comparison table without starting the
comparison.
•
Register a range comparison table without starting the
comparison.
•
Change the counter PV.
•
Start comparison with the registered target value comparison
table or range comparison table.
•
Read the high-speed counter PVs, read the status of the high-
speed counter comparison operation, or read the range-
comparison results.
•
Turn ON the High-speed Counter Gate Bit to stop counting input
pulses.
•
High-speed counters 0 to 3: 24 VDC input,
Response frequency: 50 kHz for single-phase, 100 kHz for
differential phase
Содержание CP1L CPU UNIT - 03-2009
Страница 1: ...Cat No W462 E1 06 CP1L CPU Unit SYSMAC CP Series CP1L L_0D_ CP1L M_0D_ OPERATION MANUAL...
Страница 2: ......
Страница 4: ...iv...
Страница 10: ...x...
Страница 22: ...xxii...
Страница 34: ...xxxiv Conformance to EC Directives 6...
Страница 70: ...36 Function Blocks Section 1 5...
Страница 584: ...550 Trouble Shooting Section 8 7...
Страница 627: ...593 Sample Application Section 9 12 Network Settings Network Tab Network Settings Driver Tab...
Страница 630: ...596 Sample Application Section 9 12...
Страница 654: ...620 Troubleshooting Unit Errors Section 11 4...
Страница 662: ...628 Replacing User serviceable Parts Section 12 2...
Страница 668: ...634 Standard Models Appendix A...
Страница 698: ...664 Auxiliary Area Allocations by Function Appendix C...
Страница 746: ...712 Auxiliary Area Allocations by Address Appendix D...
Страница 773: ...739 Connections to Serial Communications Option Boards Appendix F Connecting to Unit...
Страница 774: ...740 Connections to Serial Communications Option Boards Appendix F...
Страница 806: ...772 Index...
Страница 808: ...774 Revision History...