![background image](http://html1.mh-extra.com/html/omron/cp1l-cpu-unit-03-2009/cp1l-cpu-unit-03-2009_operation-manual_742084383.webp)
349
Interrupt Functions
Section 6-1
MSKS(690) Operands
Note
*Input interrupts 4 and 5 are not supported by CPU Units with 10 or 14 I/O
Points.
**Input interrupts 2 and 3 are not supported by CPU Units with 10 I/O Points.
Writing the Interrupt
Task’s Program
Create programs for interrupt tasks 140 to 145, which are executed by the cor-
responding input interrupt. Always put an END(001) instruction at the last
address of the program.
Input Interrupt
Settings and
Operation
This example shows how to execute interrupt task 141 when 200 up-differenti-
ated pulses have been counted at input CIO 0.05. (The counter is an incre-
menting counter.)
Settings
1,2,3...
1.
Connect an input device to input 0.05.
2.
Use the CX-Programmer to set input 0.05 as an input interrupt in the PLC
Setup.
3.
Use the CX-Programmer to create the program to use for interrupt pro-
cessing and allocate the program to interrupt task 141.
4.
Use the CX-Programmer to set a high-speed counter SV of 00C8 hex (200
decimal) in A533.
5.
Use the CX-Programmer to write MSKS(690) in the program.
Operation
When execution condition W0.00 goes ON, MSKS(690) is executed to enable
operation of the input interrupt in counter mode.
Input interrupt
number
Interrupt
task
muber
Count
1. Up-differentiation or
Down-differentiation
2. Enabling/Disabling the
input interrupt
N
S
N
S
Input
interrupt
number
Count
trigger
Input
interrupt
number
Enable/
Disable
Input interrupt 0
140
110 (or 10)
#0: Up-dif-
ferentiated
pulses
#1: Down-
differenti-
ated pulses
100 (or 6)
#2: Start count-
ing down (dec-
rementing) and
enable inter-
rupts
#3: Start count-
ing up (incre-
menting) and
enable inter-
rupts
Input interrupt 1
141
111 (or 11)
101 (or 7)
Input interrupt 2** 142**
112 (or 12)
102 (or 8)
Input interrupt 3** 143**
113 (or 13)
103 (or 9)
Input interrupt 4* 144*
114
104
Input interrupt 5* 145*
115
105
111
111
W0.00
(Execution condition)
Specifies input interrupt 1.
Specifies up-differentiated pulses.
Specifies input interrupt 1.
Specifies an incrementing counter,
starts counting, and enables the input
interrupt.
MSKS(690)
MSKS(690)
#0
#3
Содержание CP1L CPU UNIT - 03-2009
Страница 1: ...Cat No W462 E1 06 CP1L CPU Unit SYSMAC CP Series CP1L L_0D_ CP1L M_0D_ OPERATION MANUAL...
Страница 2: ......
Страница 4: ...iv...
Страница 10: ...x...
Страница 22: ...xxii...
Страница 34: ...xxxiv Conformance to EC Directives 6...
Страница 70: ...36 Function Blocks Section 1 5...
Страница 584: ...550 Trouble Shooting Section 8 7...
Страница 627: ...593 Sample Application Section 9 12 Network Settings Network Tab Network Settings Driver Tab...
Страница 630: ...596 Sample Application Section 9 12...
Страница 654: ...620 Troubleshooting Unit Errors Section 11 4...
Страница 662: ...628 Replacing User serviceable Parts Section 12 2...
Страница 668: ...634 Standard Models Appendix A...
Страница 698: ...664 Auxiliary Area Allocations by Function Appendix C...
Страница 746: ...712 Auxiliary Area Allocations by Address Appendix D...
Страница 773: ...739 Connections to Serial Communications Option Boards Appendix F Connecting to Unit...
Страница 774: ...740 Connections to Serial Communications Option Boards Appendix F...
Страница 806: ...772 Index...
Страница 808: ...774 Revision History...