![background image](http://html1.mh-extra.com/html/omron/cp1l-cpu-unit-03-2009/cp1l-cpu-unit-03-2009_operation-manual_742084346.webp)
312
Inverter Positioning
Section 5-3
A33
00 to 15 Inverter frequency
command value
(0.01-Hz increments,
unsigned)
Note
Set the Power
Supply Fre-
quency for
One Motor
Revolution per
Second, Num-
ber of
Encoder
Pulses for
One Motor
Revolution,
and Error
Counter Cycle
in the PLC
Setup before
using this
value.
0000 to FFFF hex
(0.00 to
655.35 Hz)
Cleared to zero at following times:
• When power to CPU Unit is turned ON
• At start of operation
• When an error counter error occurs
Updated at following times:
Cyclically according to error counter
cycle
These words con-
tain the automati-
cally calculated
frequency com-
mand value for the
inverter. (This value
is normally used.)
For example, if the
frequency setting
unit of the inverter
is 0.01 Hz, this
value can be used
as it in serial com-
munications with
the inverter. When
converting to an
analog output (0 to
5 V, 1 to 5 V, 0 to 10
V, 0 to 20 mA, or 4
to 20 mA), this
value can be used
to simplify the con-
version.
This value is used
when signed data
is not required, i.e.,
when using com-
munications or nor-
mal I/O to specify
the direction.
A34
00 to 15 Lower 4 digits of
present value of
signed output value
(output value =
present value of
error counter
×
error
counter cycle (s)
×
gain)
Note
The maxi-
mum and min-
imum output
values are
applied.
8000 0000 to 7FFF
FFFF hex
(
−
214,748,348 to
214,748,347)
Cleared to zero at following times:
• When power to CPU Unit is turned ON
• At start of operation
• When an error counter error occurs
Updated at following times:
• Cyclically according to error counter
cycle
This value can be
used when not
using automatic
frequency com-
mand calculations
and instead to con-
vert the output
value provided
here in the user
program for output
to the inverter.
This value is used
when signed data
is required, i.e.,
when outputting
the frequency com-
mand with an ana-
log output from
−
10
to 10 V.
A35
00 to 15 Upper 4 digits of
present value of
signed output value
(output value =
present value of
error counter
×
error
counter cycle (s)
×
gain)
Note
The maxi-
mum and min-
imum output
values are
applied.
Word
Bits
Function
Data range
Refresh timing
Application
examples
Содержание CP1L CPU UNIT - 03-2009
Страница 1: ...Cat No W462 E1 06 CP1L CPU Unit SYSMAC CP Series CP1L L_0D_ CP1L M_0D_ OPERATION MANUAL...
Страница 2: ......
Страница 4: ...iv...
Страница 10: ...x...
Страница 22: ...xxii...
Страница 34: ...xxxiv Conformance to EC Directives 6...
Страница 70: ...36 Function Blocks Section 1 5...
Страница 584: ...550 Trouble Shooting Section 8 7...
Страница 627: ...593 Sample Application Section 9 12 Network Settings Network Tab Network Settings Driver Tab...
Страница 630: ...596 Sample Application Section 9 12...
Страница 654: ...620 Troubleshooting Unit Errors Section 11 4...
Страница 662: ...628 Replacing User serviceable Parts Section 12 2...
Страница 668: ...634 Standard Models Appendix A...
Страница 698: ...664 Auxiliary Area Allocations by Function Appendix C...
Страница 746: ...712 Auxiliary Area Allocations by Address Appendix D...
Страница 773: ...739 Connections to Serial Communications Option Boards Appendix F Connecting to Unit...
Страница 774: ...740 Connections to Serial Communications Option Boards Appendix F...
Страница 806: ...772 Index...
Страница 808: ...774 Revision History...