![background image](http://html1.mh-extra.com/html/omron/cp1l-cpu-unit-03-2009/cp1l-cpu-unit-03-2009_operation-manual_742084131.webp)
97
Computing the Cycle Time
Section 2-7
executed in order of priority after the current interrupt task has completed
execution and the software interrupt response time has elapsed.
The interrupt response time of input interrupt tasks is calculated as follows:
Interrupt response time = Input ON delay + Software interrupt response time
Scheduled Interrupt Tasks
The interrupt response time of scheduled interrupt tasks is the time taken
from after the scheduled time specified by the MSKS(690) instruction has
elapsed until the interrupt task has actually been executed. The length of the
interrupt response time for scheduled interrupt tasks is 1 ms max. There is
also an error of 80
µ
s in the time to the first scheduled interrupt (0.5 ms min.).
Note
Scheduled interrupt tasks can be executed during execution of the user pro-
gram (even while an instruction is being executed by stopping the execution of
an instruction), I/O refresh, peripheral servicing, or overseeing. The interrupt
response time is not affected by which of the above processing operations
during which the scheduled interrupt time occurs. Scheduled interrupts, how-
ever, are not executed during execution of other interrupt tasks even if the
interrupt conditions are satisfied. Instead, the interrupts are executed in order
of priority after the current interrupt task has completed execution and the
software interrupt response time has elapsed.
2-7-9
Serial PLC Link Response Performance
The response times for CPU Units connected via a Serial PLC Link (master to
slave or slave to master) can be calculated as shown below. If a PT is in the
Serial PLC Link, however, the amount of communications data will not be
fixed and the values will change.
• Maximum I/O response time (not including hardware delay) =
Master cycle time + Communications cycle time + Slave cycle time + 4 ms
• Minimum I/O response time (not including hardware delay) =
Slave communications time + 0.8 ms
Input
(Interrupt signal retrieval)
Interrupt task execution
Input interrupt task
response time
Software interrupt response time
Input ON delay
Cyclic task execution
(main program)
Ladder program
execution time
Return time from
input interrupt task
Next interrupt signal
can be accepted.
The time from completing the ladder program in the input
interrupt task until returning to cyclic task execution is 60
μ
s.
Software interrupt response time
Internal timer
Scheduled interrupt task
Scheduled interrupt time
Содержание CP1L CPU UNIT - 03-2009
Страница 1: ...Cat No W462 E1 06 CP1L CPU Unit SYSMAC CP Series CP1L L_0D_ CP1L M_0D_ OPERATION MANUAL...
Страница 2: ......
Страница 4: ...iv...
Страница 10: ...x...
Страница 22: ...xxii...
Страница 34: ...xxxiv Conformance to EC Directives 6...
Страница 70: ...36 Function Blocks Section 1 5...
Страница 584: ...550 Trouble Shooting Section 8 7...
Страница 627: ...593 Sample Application Section 9 12 Network Settings Network Tab Network Settings Driver Tab...
Страница 630: ...596 Sample Application Section 9 12...
Страница 654: ...620 Troubleshooting Unit Errors Section 11 4...
Страница 662: ...628 Replacing User serviceable Parts Section 12 2...
Страница 668: ...634 Standard Models Appendix A...
Страница 698: ...664 Auxiliary Area Allocations by Function Appendix C...
Страница 746: ...712 Auxiliary Area Allocations by Address Appendix D...
Страница 773: ...739 Connections to Serial Communications Option Boards Appendix F Connecting to Unit...
Страница 774: ...740 Connections to Serial Communications Option Boards Appendix F...
Страница 806: ...772 Index...
Страница 808: ...774 Revision History...