
GR716-DS-UM, May 2019, Version 1.29
534
www.cobham.com/gaisler
GR716
52.11.16 I2C-master
The timing waveforms and timing parameters are shown in figure 110 and are defined in table 708.
52.11.17 PacketWire RX interface timing
The timing waveforms and timing parameters are shown in figure 111 and are defined in table 709.
Table 708.
Timing parameters (V
DD
= 1.8V +/- 0.15V, V
DDIO
= 3.3V +/- 0.3V, T
case
= -55°C to +125°C)
Name
Parameter
Reference edge
Min
Max
Unit
t
I2C0
data output valid before clock
rising I2CSCL edge
-
scaler
1)
t
CLK
0
periods
t
I2C1
data output valid after clock
falling I2CSCL edge
scaler
1)
-
t
CLK
0
periods
t
I2C2
data input setup to clock
rising I2CSCL edge
2
2)
-
t
CLK
0
periods
t
I2C3
data input hold from clock
falling I2CSCL edge
0
2)
-
t
CLK
0
periods
Note 1:
The core’s I2C bus functional timing depends on the core’s scaler value and the internal system clock
t
CLK
0
period. When the scaler is set for the core to operate in Fast- or Standard-Mode, the timing charac-
teristics in the I2C-bus specification apply. The maximum t
CLK
0
period for proper operation is 50 ns.
Note 2:
The I2CSCL and I2CSDA inputs are re-synchronized to the internal system clock with a t
CLK
0
period.
Note 3:
I2CSCL and I2CSDA are open-drain outputs, driving a logical 0 level or tri-state.
Note 4:
For correct operation, the signals should be pulled-up externally with 10 kOhm.
Table 709.
Timing parameters (V
DD
= 1.8V +/- 0.15V, V
DDIO
= 3.3V +/- 0.3V, T
case
= -55°C to +125°C)
Name
Parameter
Reference edge
Min
Max
Unit
t
GRPWRX0
bit period
rising PWRXCLK edge
100
-
ns
t
GRPWRX1
data/active/abort input to clock hold
rising PWRXCLK edge
5
-
ns
t
GRPWRX2
data/active/abort input to clock setup
rising PWRXCLK edge
5
-
ns
t
GRPWRX3
clock to output delay
rising PWRXCLK edge
20
ns
Note 1:
Verified by static timing analysis, not tested
Figure 110.
Timing waveforms
t
I2C0
I2CSDA
I2CSCL
I2CSDA
t
I2C3
t
I2C2
t
I2C1
(output)
(input)
(input/output)
Figure 111.
Timing waveforms
PWRXCLK
t
GRPWRX
1
PWRX_VALID
t
GRPWRX
2
PWRX_BUSY_N
t
GRPWRX
3
t
GRPWRX
0
PWRX_DATA
PWRX_ABORT
PWRX_READY