![background image](http://html1.mh-extra.com/html/omron/cp1h-cpu-05-2006/cp1h-cpu-05-2006_operation-manual_742082220.webp)
189
Interrupt Functions
Section 5-1
Operation
When execution condition W0.00 goes ON, MSKS(690) is executed to enable
CIO 0.00 as an up-differentiated input interrupt.
If CIO 0.00 goes from OFF to ON (up-differentiation), processing of the cyclic
task that is currently being executed will be interrupted and processing of
interrupt task 140 will start. When the interrupt task processing is completed,
processing of the interrupted ladder program will restart.
Restrictions
Inputs cannot be used for input interrupts when they are being used as gen-
eral-purpose (normal) inputs or quick-response inputs.
5-1-3
Input Interrupts (Counter Mode)
Overview
This function counts up-differentiated or down-differentiated input signals and
executes an interrupt task when the count reaches the set value.
• The counter-mode input interrupts use the same input terminals as the
direct-mode input interrupts. Refer to 5-1-2 Input Interrupts (Direct Mode)
for details.
• The counter input mode can be set to up or down (incrementing or decre-
menting) with MSKS(690).
• The counter-mode input interrupts start the same interrupt tasks (140 to
147) as the direct-mode input interrupts.
• The maximum input response frequency is 5 kHz total for all counter-
mode input interrupts.
Relationship of Input Bits,
Task Numbers, and
Counters
Note
*Input interrupts 6 and 7 are not supported by the Y CPU Units.
W0.00
0.00
MSKS(690) executed
Cyclic task processing
Interrupt
task 140
processing
Processing
interrupted
Cyclic task
processing
Processing
interrupted
Interrupt
task 140
processing
Input bits
Function
Counter words
X/XA
CPU
Unit
Y CPU
Unit
Input interrupt
number
Interrupt task
number
SV
(0000 to FFFF)
PV
0.00
0.00
Input interrupt 0
140
A532
A536
0.01
0.01
Input interrupt 1
141
A533
A537
0.02
1.00
Input interrupt 2
142
A534
A538
0.03
1.01
Input interrupt 3
143
A535
A539
1.00
1.02
Input interrupt 4
144
A544
A548
1.01
1.03
Input interrupt 5
145
A545
A549
1.02
---
Input interrupt 6
146 (see note) A546
A550
1.03
---
Input interrupt 7
147 (see note) A547
A551
Содержание CP1H-CPU - 05-2006
Страница 1: ...OPERATION MANUAL CP1H CPU Unit SYSMAC CP Series CP1H X40D CP1H XA40D CP1H Y20DT D Cat No W450 E1 02...
Страница 2: ...CP1H X40D CP1H XA40D CP1H Y20DT D CP1H CPU Unit Operation Manual Revised May 2006...
Страница 3: ...iv...
Страница 11: ...xii TABLE OF CONTENTS...
Страница 15: ...xvi...
Страница 19: ...xx...
Страница 31: ...xxxii Conformance to EC Directives 6...
Страница 71: ...40 Function Blocks Section 1 5...
Страница 133: ...102 Computing the Cycle Time Section 2 7...
Страница 169: ...138 CPM1A Expansion I O Unit Wiring Section 3 6...
Страница 411: ...380 Clock Section 6 8...
Страница 519: ...488 Replacing User serviceable Parts Section 10 2...
Страница 527: ...496 Standard Models Appendix A...
Страница 535: ...504 Dimensions Diagrams Appendix B...
Страница 628: ...597 Connections to Serial Communications Option Boards Appendix F Connecting to Unit...
Страница 629: ...598 Connections to Serial Communications Option Boards Appendix F...
Страница 659: ...628 PLC Setup Appendix G...
Страница 665: ...634 Index work words 159 write protection 370...
Страница 667: ...636 Revision History...