Mitsubishi 13J851, Руководство пользователя

Страница: 213 / 270

200
4109
With high speed interrupt setting PR,
PRC, UDCNT1, UDCNT2, PLSY or
PWM instruction is executed.
Delete the high-speed interrupt setting.
When using high-speed interrupt, delete
the PR, PRC, UDCNT1, UDCNT2,
PLSY and PWM instructions.
Qn(H)
*3
4111
An attempt was made to perform write/
read to/from the CPU shared memory
write/read disable area of the host
station CPU module with the instruction.
Read the common information of the
error using GX Developer, and check
and correct the error step
corresponding to that value (program
error location).
Q00/Q01
*2
QnU
4112
The CPU module that cannot be
specified with the multiple CPU
dedicated instruction was specified.
4113
• When the SP.DEVST instruction is
executed, the number of writing to the
standard ROM of the day exceeds
the value specified by SD695.
• The value outside the specified range
is set to SD695.
• Check that the number of execution
of the SP.DEVST instruction is
proper.
• Execute the SP.DEVST instruction
again the following day or later day.
Or, arrange the value of SD695.
• Correct the value of SD695 so that it
does not exceed the range.
QnU
4120
Since the manual system switching
enable flag (special register SM1592) is
OFF, manual system switching cannot
be executed by the control system
switching instruction (SP. CONTSW).
To execute control system switching by
the SP. CONTSW instruction, turn ON
the manual system switching enable
flag (special register SM1592).
QnPRH
4121
• In the separate mode, the control
system switching instruction
(SP. CONTSW) was executed in the
standby system CPU module.
• In the debug mode, the control
system switching instruction (SP.
CONTSW) was executed.
• Reexamine the interlock signal for the
SP. CONTSW instruction, and make
sure that the SP. CONTSW
instruction is executed in the control
system only. (Since the SP. CONTSW
instruction cannot be executed in the
standby system, it is recommended to
provide an interlock using the
operation mode signal or like.)
• As the SP. CONTSW instruction
cannot be executed in the debug
mode, reexamine the interlock signal
related to the operation mode.
Error
Code
(SD0)
Error Contents and Cause Corrective Action
Corresponding
CPU
*3 The module whose first 5 digits of serial No. is 04012 or later.
*4 The module whose first 5 digits of serial No. is 07012 or later.
*5 The module whose first 5 digits of serial No. is 07032 or later.
*6 The module whose first 5 digits of serial No. is 09012 or later.
*7 The Universal model QCPU except the Q02UCPU.