170
3010
The parameter-set number of CPU
modules differs from the actual number
in a multiple CPU system.
Match the number of (CPU modules in
multiple CPU setting) - (CPUs set as
empty in I/O assignment) with that of
actually mounted CPU modules.
Qn(H)
*1
QnPH
3012
Multiple CPU setting or control CPU
setting differs from that of the reference
CPU settings in a multiple CPU system.
Match the multiple CPU setting or
control CPU setting in the PLC
parameter with that of the reference
CPU (CPU No.1) settings.
Q00/Q01
*1
Qn(H)
*1
QnU
3013
Multiple CPU auto refresh setting is any
of the followings in a multiple CPU
system.
• When a bit device is specified as a
refresh device, a number other than a
multiple of 16 is specified for the
refresh-starting device.
• The device specified is other than the
one that may be specified.
• The number of send points is an odd
number.
Check the following in the multiple CPU
auto refresh setting and make
correction.
• When specifying the bit device,
specify a multiple of 16 for the refresh
starting device.
• Specify the device that may be
specified for the refresh device.
• Set the number of send points to an
even number.
Qn(H)
*1
QnPH
In a multiple CPU system, the multiple
CPU auto refresh setting is any of the
following.
• The total number of transmission
points is greater than the maximum
number of refresh points.
Check the following in the multiple CPU
auto refresh setting and make
correction.
• The total number of transmission
points is within the maximum number
of refresh points.
Q00/Q01
*1
In a multiple CPU system, the multiple
CPU auto refresh setting is any of the
following.
• The device specified is other than the
one that may be specified.
• The number of send points is an odd
number.
• The total number of send points is
greater than the maximum number of
refresh points.
Check the following in the multiple CPU
auto refresh setting and make
correction.
• Specify the device that may be
specified for the refresh device.
• Set the number of send points to an
even number.
• Set the total number of send points
within the range of the maximum
number of refresh points.
QnU
Error
Code
(SD0)
Error Contents and Cause
Corrective Action
Corresponding
CPU
*3
The module whose first 5 digits of serial No. is 04012 or later.
*4
The module whose first 5 digits of serial No. is 07032 or later.
*5
The MELSECNET/H module whose first 5 digits of serial No. is 08102 or later.
*6
The module whose first 5 digits of serial No. is 09012 or later.
*7
The Universal model QCPU except the Q02UCPU.
Содержание 13J851
Страница 2: ......
Страница 95: ...82 MEMO...
Страница 101: ...88 MEMO...
Страница 268: ...255 MEMO...
Страница 269: ......