MOD E L 3562A
C I RCU IT D E SCRI PT I O N S
4 . The global RAM assemb ly places the data o n the global data b u s and activates the
G lobal Data Strobe signal (G DSL) which latches the data into the global bus registers.
5 . The global RAM assembly sets the MGFPPL l ine low to i nform control PA L 1 th at the
first half of the 32 bit data word has been loaded into the FPP assem bly.
6. Control PAL 1 sets global add ress l i ne 1 (GA1 L) high which increments the address
to global RAM by one for the second half of the data word.
7. The second half of the data word is now loaded into the global bus registers.
Arithmetic Logic Units (ALUsJ
The Arithmetic Logic U n its (ALUs) su bblock consists of six 4-bit sl iced arithmetic-oriented
m icroprocessors (AM2903) cascaded for up to 24-b it mathematic operations. The ALUs
can do com plete arithmetic and logic instructions i nclud i ng mu ltipl ication, d ivision, and
normal ization. Arithmetic and logic instru ctions are read from the ALUs instru ction bus
by the ALUs i nternal instruction decoder.
The ALUs have a 1 6 x 24 bit RAM for storing data. To load the ALUs RAM, the data i n
the global b u s registers i s placed o n the Y bus when MAN L i s active and on the B bus
when EXPL is active. The A Port Add ress from the m icrocode memory determines the
storage location of the data block add ress (u pper Y bus) and the B Port Address deter
m ines the location of the B bus data and the location of the data com ing in and going
out on the Y bus.
The ALUs perform operations using two operands. Mu ltiplexors i n the ALUs provide
selection of various pairs for the operands which can be data from the ALUs RAM or data
from the external buses.
After the ALUs have completed an operation, several status bits are sent to the cond ition
code mu ltiplexor for testing. The status bits are as fol lows:
7 1: D (\
L- L .,,'-'
I nd icates the ALUs Y bus output is zero (al l 24 bits)
a negative resu lt.
OVR
From the most sign ificant ALU (U31 0) ind icating an operation has resulted in an
overflow.
CN + 4
From the most sign ificant ALU (U31 0) ind icating a carry-out of the ALU.
6-61
Содержание 3562A
Страница 2: ......
Страница 6: ......
Страница 16: ...GEN ERAL INFORMATION MODEL 3562 T bJe 1 3 Specifications cont 1 10 ...
Страница 20: ......
Страница 24: ......
Страница 126: ......
Страница 128: ......
Страница 149: ...IODEL 3562A R1 0 A22 Board Location Key Figure 3 1 7 Analog source component locator A30R 1 0 ADJUSTMENTS 3 21 3 22 ...
Страница 150: ......
Страница 152: ......
Страница 160: ......
Страница 196: ......
Страница 198: ......
Страница 206: ......
Страница 207: ...MODEL 3562A CR Cl ...
Страница 209: ...MODE L 3562A Cl ...
Страница 211: ... ...
Страница 213: ...r A1 a pQWERSuP PLY I 03562 66518 REV A REV 8 8MPOUT 58 58 FRONT REAR P ANEL ii O N ...
Страница 214: ... C401 8S1 15ISI t 1 J400 ...
Страница 217: ... ...
Страница 220: ......
Страница 221: ... ...
Страница 224: ...A3 CQVLCLI A3 ...
Страница 231: ...S V InO 3J nOS N I l3 3 1 1 1X3 NI 31dWVS lX3 H l 1 3 NNVH I 0 Ioe J ...
Страница 237: ...Sample Clock SAMP DS DATA oe _ _ _ _ _ BUS NOTE FULL SPA BASi BAI MODE ...
Страница 246: ......
Страница 259: ...WRITEL A22L l cc E Vl 8 MHz A23L ASL Inverting A1L A21 L D rivers r ...
Страница 305: ...c c I O Sequencer S r J Sequence Decoder ...
Страница 311: ... FROM 7 1 A2 SYSTEM CPU Dcf L TO 07L FROM A2 SYSTEM CPU ADDRESS L I N ES 7 1 DTACKL A2 SYSTEM CPU IRQTL ...
Страница 320: ......
Страница 321: ... From Digital Source From Digital Source Serial Data Serial Data Sinewave Interface Front End Interface 3 S D D ...
Страница 324: ...EXT TRIGGER TRIG 1 TRIG 2 CALTRIG CNTLD COMI W CNTCLK LDTRGL RESETL ...
Страница 327: ... RH r I N EXT BUFFER SAMPLE _ _ _ IN ...
Страница 425: ...L_ FAULT ISOLATION Instrument Operational Figure 7 1 3 SELF TEST Sequence MODEL 3562A STOP Enter failure in r t be 7 61 ...
Страница 450: ......
Страница 488: ......
Страница 492: ......
Страница 536: ......
Страница 552: ......
Страница 570: ......