MO D E L 3562A
C I RC U I T D ESCRI PT I O N S
6-6 A4 LOCAL OSCILLATOR
Introduction
(Refer to figure 6-A4) The A4 Local Osc i l l ator (LO) prod uces d igital sine and cosine signals
which are synchron ized with the sample rate. The LO out puts digital sine and cosine signals
to the AS Digital Fi lter. The d igital filter uses these signals for the mixing operation when
the instrument is in the 'zoom mode' (frequency span <1 00 k H z). The LO also outputs
a cosine signal (N DAT) to the A1 Digital Sou rce. T�e digital sou rce uses the d igital data
from the LO to create band� l i m ited noise and interfaces the LO output with the analog
source. The analog source is basically a d igital-to-analog converter for the LO d igital sine
wave. The LO output to the digital sou rce is determ ined by the operation mode of the
i nstru ment as fol lows:
Mode
Baseband measurement
Zoom
Swept sine
Periodic Chirp
Bu rst chirp
Fixed Sine
Theory of Operation
LO
output to A 1
(N
DA T)
Constant output
Cosine to d igital fi lter
Cosine to digital fi lter
L inear swept sine starting at trigger point
Linear swept sine starting at trigger point and end ing
in accordance with the percent of span setting.
S i n u soidal wave of spec ified freq uency.
The A2 System CPU starts the sine wave generation process by setting up the LO. When
the LO recogn izes it has been addressed, data from the system CPU is transferred into
the LO's system bus interface. This data contains a comm and byte to put the LO in the
desired mode of operation (the mode is determ i ned by the instru ment setu p). O n ce the
LO is initi alized with the mode of operation and desired frequency values, the system
CPU is no longer needed for the sine wave generation process.
...
...
U p the phase accum u l ator with the freq uencies of the sine wave to be generated. The
frequency is set by 32 bits of data from the CPU. The add ress determ ines which phase
accumulator registers are loaded and thus what the freq uency represents (sou rce, chirp
start, chirp increment, digital filter frequency, etc.) The phase accumulator sends an address
that represents the phase value to the sine and interpolator ROMs. For example, an address
of 00000000 corresponds t6 a phase value of 0 degrees, and an address of FFFFFFFF
corresponds to a phase value of j ust under 360 degrees. The s ine ROM is a look-u p table
contain ing the positive half of a sine wave. The interpolator ROM contains a set of data
poi nts used for l i near interpolation between the sine ROM data points.
Outputs from the s ine (1 6 bits) and interpolator ROMs (4 bits) are added fou r bits at a
time to determ ine the sine, cosine, or N DA T data point. The 1 6-bit sum is sent to the LO
output buffers in 4-bit nibbles which are converted to 16 bit words. The word is latched
into the proper output buffer to be clocked out in series at the next SYNC2 pu lse.
6-39
Содержание 3562A
Страница 2: ......
Страница 6: ......
Страница 16: ...GEN ERAL INFORMATION MODEL 3562 T bJe 1 3 Specifications cont 1 10 ...
Страница 20: ......
Страница 24: ......
Страница 126: ......
Страница 128: ......
Страница 149: ...IODEL 3562A R1 0 A22 Board Location Key Figure 3 1 7 Analog source component locator A30R 1 0 ADJUSTMENTS 3 21 3 22 ...
Страница 150: ......
Страница 152: ......
Страница 160: ......
Страница 196: ......
Страница 198: ......
Страница 206: ......
Страница 207: ...MODEL 3562A CR Cl ...
Страница 209: ...MODE L 3562A Cl ...
Страница 211: ... ...
Страница 213: ...r A1 a pQWERSuP PLY I 03562 66518 REV A REV 8 8MPOUT 58 58 FRONT REAR P ANEL ii O N ...
Страница 214: ... C401 8S1 15ISI t 1 J400 ...
Страница 217: ... ...
Страница 220: ......
Страница 221: ... ...
Страница 224: ...A3 CQVLCLI A3 ...
Страница 231: ...S V InO 3J nOS N I l3 3 1 1 1X3 NI 31dWVS lX3 H l 1 3 NNVH I 0 Ioe J ...
Страница 237: ...Sample Clock SAMP DS DATA oe _ _ _ _ _ BUS NOTE FULL SPA BASi BAI MODE ...
Страница 246: ......
Страница 259: ...WRITEL A22L l cc E Vl 8 MHz A23L ASL Inverting A1L A21 L D rivers r ...
Страница 305: ...c c I O Sequencer S r J Sequence Decoder ...
Страница 311: ... FROM 7 1 A2 SYSTEM CPU Dcf L TO 07L FROM A2 SYSTEM CPU ADDRESS L I N ES 7 1 DTACKL A2 SYSTEM CPU IRQTL ...
Страница 320: ......
Страница 321: ... From Digital Source From Digital Source Serial Data Serial Data Sinewave Interface Front End Interface 3 S D D ...
Страница 324: ...EXT TRIGGER TRIG 1 TRIG 2 CALTRIG CNTLD COMI W CNTCLK LDTRGL RESETL ...
Страница 327: ... RH r I N EXT BUFFER SAMPLE _ _ _ IN ...
Страница 425: ...L_ FAULT ISOLATION Instrument Operational Figure 7 1 3 SELF TEST Sequence MODEL 3562A STOP Enter failure in r t be 7 61 ...
Страница 450: ......
Страница 488: ......
Страница 492: ......
Страница 536: ......
Страница 552: ......
Страница 570: ......