FAU LT I SO LAT ION
MO D E L 3562A
7-8
7 -6 POWER-UP TESTS
Introduction
The power-up test proced u re is used when there is no display, incorrect d isplay, or the
instrument does not respond when a key is pressed . The i n itial cond itions test (paragraph
7-5) must be completed before perform i ng the power-up test proced u re.
The power-up tests consist of two sets of tests, low-level and high-level. The low-leve l
tests exercise the A2 System CPU, the A3 Program ROM, the A8 G lobal RAM, the global
bus, and the system bus. Fau lt and pass codes for these core assembl ies are d isplayed
using the A2 System CPU test LEDs (A2 DS3, A2 DS4). The high-level power-u p tests exercise
the A9 FFT, A7 FPP, AS DGTL FL TR, and A6 D FL TR CONT assembl ies. Fau lts on these
assembl ies are displayed in the test log (refer to table 7-6 for the description of these
m essages). The instrument performs a calibration if the power-up tests pass.
Power-up test fai l u res may be caused by one of the fol lowing cond itions:
1. A core assem bly is defective (A2, A3, A8).
2. An assembly on the system bus or global bus is defective, causing a bus fai l u re.
3. The A1 5 Keyboard system bus interface circu its are defective. (This may be the
case when the display is normal after power-up but the instru ment does not respond
when a key is pressed.)
4. A control l i ne is defective.
Power-Up Test Procedure
To find the cause of the fai l u re, start by referring to tab le 7-4 for the location of the
A2 Test LEDs and the L E Ds to Hex code translation.
A.
To verify the core assembi ies are operating correctiy, perform steps
i
through 6:
2.
l ine switch on.
3. Press the reset switch A2 Si (reset sw itch on A2 CPU).
4. After the reset sw itch is pressed, the A2 System CPU should flash the test L E Ds
(A2 DS3, A2 DS4), I ight the LE Ds one at a ti me, and cyc le through several codes
as l isted in table 7-3. When f i n ished, A2 DS1 should be off.
Содержание 3562A
Страница 2: ......
Страница 6: ......
Страница 16: ...GEN ERAL INFORMATION MODEL 3562 T bJe 1 3 Specifications cont 1 10 ...
Страница 20: ......
Страница 24: ......
Страница 126: ......
Страница 128: ......
Страница 149: ...IODEL 3562A R1 0 A22 Board Location Key Figure 3 1 7 Analog source component locator A30R 1 0 ADJUSTMENTS 3 21 3 22 ...
Страница 150: ......
Страница 152: ......
Страница 160: ......
Страница 196: ......
Страница 198: ......
Страница 206: ......
Страница 207: ...MODEL 3562A CR Cl ...
Страница 209: ...MODE L 3562A Cl ...
Страница 211: ... ...
Страница 213: ...r A1 a pQWERSuP PLY I 03562 66518 REV A REV 8 8MPOUT 58 58 FRONT REAR P ANEL ii O N ...
Страница 214: ... C401 8S1 15ISI t 1 J400 ...
Страница 217: ... ...
Страница 220: ......
Страница 221: ... ...
Страница 224: ...A3 CQVLCLI A3 ...
Страница 231: ...S V InO 3J nOS N I l3 3 1 1 1X3 NI 31dWVS lX3 H l 1 3 NNVH I 0 Ioe J ...
Страница 237: ...Sample Clock SAMP DS DATA oe _ _ _ _ _ BUS NOTE FULL SPA BASi BAI MODE ...
Страница 246: ......
Страница 259: ...WRITEL A22L l cc E Vl 8 MHz A23L ASL Inverting A1L A21 L D rivers r ...
Страница 305: ...c c I O Sequencer S r J Sequence Decoder ...
Страница 311: ... FROM 7 1 A2 SYSTEM CPU Dcf L TO 07L FROM A2 SYSTEM CPU ADDRESS L I N ES 7 1 DTACKL A2 SYSTEM CPU IRQTL ...
Страница 320: ......
Страница 321: ... From Digital Source From Digital Source Serial Data Serial Data Sinewave Interface Front End Interface 3 S D D ...
Страница 324: ...EXT TRIGGER TRIG 1 TRIG 2 CALTRIG CNTLD COMI W CNTCLK LDTRGL RESETL ...
Страница 327: ... RH r I N EXT BUFFER SAMPLE _ _ _ IN ...
Страница 425: ...L_ FAULT ISOLATION Instrument Operational Figure 7 1 3 SELF TEST Sequence MODEL 3562A STOP Enter failure in r t be 7 61 ...
Страница 450: ......
Страница 488: ......
Страница 492: ......
Страница 536: ......
Страница 552: ......
Страница 570: ......