C I RC U IT D ESCRI PT IONS
MOD E L 3S62A
Baseband
If fi ltering is requi red and the frequency span is 1 00 kH z, the filter
control ler passes the incom ing data to the fi lter ICs in serial format.
The fi lter ICs m u ltiply the incom i ng data by the LO data signal. This
signal is a constant when not in zoom . The fi lter ICs fi lter the data
and return it to the control ler IC Depend ing on the processing required,
this may be a m u ltipass operation. The control ler IC converts the
fi ltered data to a paral lel format.
Zoom
Zoom is used when the selected span is less than 1 00 kHz. The fi lter
controller passes the data to the fi lter ICs in a serial format. The fi lters
down-convert the i n put data by m ixing it with a digital representation
of the span center freq uency from the LO board. The resu ltant sum
and difference are fi ltered to remove the sum component and yield
a red uced frequency span. See figure 6-ASb. The fi lters retu rn the
processed data to the control ler IC, which converts the data to a
parallel format.
Input Signal
Real
From ADC Board
Filter
Signals From
{
Sin
LO Board
(Freq.=Center Freq.J
Figure 6-ASb Zoom Implementation
Imag
Filter
Data Ready For
Single Channel
Complex FFT; Yields
Frequency Span Other
Than 0-1 00 KHz
W hen he processed data is ready for storage, the control ler ICs req uest the digital fi lter
local data bus. When granted use of the bus, the controller I Cs transfer the data to the
global data bus interface. The global bus DMA control ler sends a memo ry request to
G l obal RAM. When G lobal RAM retu rns a memory grant, the data flows on the global
d ata bus to G lobal RAM.
.'�
..
... ..
6-46
f i l ter data busses. The remainder of the process is the same as described previously.
AS,
Digital Filter Block Descriptions
Refer to figure 6-ASc, AS Block Diagram, for the following ci rcuit block descriptions.
D I G ITA L FI LT E R
E ach digital fi lter cons ists of a contro l I C and two fi lter I Cs, one for real data and one
for imaginary data. When in the zoom mode, the filters mu ltiply the input data by a d igital
s ine (real) and cosine (imaginary) function from the LO assembly.
Содержание 3562A
Страница 2: ......
Страница 6: ......
Страница 16: ...GEN ERAL INFORMATION MODEL 3562 T bJe 1 3 Specifications cont 1 10 ...
Страница 20: ......
Страница 24: ......
Страница 126: ......
Страница 128: ......
Страница 149: ...IODEL 3562A R1 0 A22 Board Location Key Figure 3 1 7 Analog source component locator A30R 1 0 ADJUSTMENTS 3 21 3 22 ...
Страница 150: ......
Страница 152: ......
Страница 160: ......
Страница 196: ......
Страница 198: ......
Страница 206: ......
Страница 207: ...MODEL 3562A CR Cl ...
Страница 209: ...MODE L 3562A Cl ...
Страница 211: ... ...
Страница 213: ...r A1 a pQWERSuP PLY I 03562 66518 REV A REV 8 8MPOUT 58 58 FRONT REAR P ANEL ii O N ...
Страница 214: ... C401 8S1 15ISI t 1 J400 ...
Страница 217: ... ...
Страница 220: ......
Страница 221: ... ...
Страница 224: ...A3 CQVLCLI A3 ...
Страница 231: ...S V InO 3J nOS N I l3 3 1 1 1X3 NI 31dWVS lX3 H l 1 3 NNVH I 0 Ioe J ...
Страница 237: ...Sample Clock SAMP DS DATA oe _ _ _ _ _ BUS NOTE FULL SPA BASi BAI MODE ...
Страница 246: ......
Страница 259: ...WRITEL A22L l cc E Vl 8 MHz A23L ASL Inverting A1L A21 L D rivers r ...
Страница 305: ...c c I O Sequencer S r J Sequence Decoder ...
Страница 311: ... FROM 7 1 A2 SYSTEM CPU Dcf L TO 07L FROM A2 SYSTEM CPU ADDRESS L I N ES 7 1 DTACKL A2 SYSTEM CPU IRQTL ...
Страница 320: ......
Страница 321: ... From Digital Source From Digital Source Serial Data Serial Data Sinewave Interface Front End Interface 3 S D D ...
Страница 324: ...EXT TRIGGER TRIG 1 TRIG 2 CALTRIG CNTLD COMI W CNTCLK LDTRGL RESETL ...
Страница 327: ... RH r I N EXT BUFFER SAMPLE _ _ _ IN ...
Страница 425: ...L_ FAULT ISOLATION Instrument Operational Figure 7 1 3 SELF TEST Sequence MODEL 3562A STOP Enter failure in r t be 7 61 ...
Страница 450: ......
Страница 488: ......
Страница 492: ......
Страница 536: ......
Страница 552: ......
Страница 570: ......