MOD E L 3562A
C I RC U IT DESCR I PT I O N S
Square Wave Source
The DAC load signal (DACLD) on p i n 36 is used for a number of thi ngs in this part of
the analog sou rce. This 256 kHz squ are wave is divided by U450 (a dual 4-b it cou nter)
which yields squ are waves whose frequencies are 64 kHz and a 4 kHz. Both signals are
connected to the signal selection c i rcu it.
Pseudo Random Source
DACLD clocks U455 (serial sh ift register with 8-bit parallel output) which drives a group
of gates, the end result of which is a pseudo random bit stream which repeats itself every
256 clock cycles. This signal and its i nverse is connected to the signal selection circu it.
Signal Selection
Signal selection is done by U452 (a d ual 1 -of-4 selector/mux) and rec locking is done by
U451 . I nputs to this block consist of two squ are waves (64 kHz and 4 kHz) from U450
and the pseudo random noise (PRN) s ignal and its inverse. The control l i nes S E LCAL and
I NVCAL from U502 select one of the four signals to pass to the cal ibrator circuit and
to send to the trigger board as the s ignal CALT R I G . Pseudo random noise is not used for
a CAL T R I G signal, but a signal from the PRN sou rce is connected to both C2 and C3 of
the CAL TRIG selector, U452A. See tab le A30-2 in section VI I I for specific control
information.
Calibrator
The 6.2 volt reference is d ivided by R5 and R6 such that 0.2 volts appears on the i nverting
i nput of U1 . A feed back loop through Q1 , Q2/Q3, and R7 forces the vol tage across R8
to be the same as across R5. This m akes Q1 a stable cu rrent sou rce for Q2 and Q3. The
bases of this trans istor pair are driven by the TTL signal from the signal selection b lock
such that one of the pair is on and the other is off at any given time. When Q3 is off
there is no voltage drop across R1 6 and R1 0; when Q3 is on there is a voltage drop. S i n ce
the cu rrent through Q2 and Q3 is very we l l regulated, the voltage appearing on its collec
tor is very stable.
6-1 01 /6-1 02
Содержание 3562A
Страница 2: ......
Страница 6: ......
Страница 16: ...GEN ERAL INFORMATION MODEL 3562 T bJe 1 3 Specifications cont 1 10 ...
Страница 20: ......
Страница 24: ......
Страница 126: ......
Страница 128: ......
Страница 149: ...IODEL 3562A R1 0 A22 Board Location Key Figure 3 1 7 Analog source component locator A30R 1 0 ADJUSTMENTS 3 21 3 22 ...
Страница 150: ......
Страница 152: ......
Страница 160: ......
Страница 196: ......
Страница 198: ......
Страница 206: ......
Страница 207: ...MODEL 3562A CR Cl ...
Страница 209: ...MODE L 3562A Cl ...
Страница 211: ... ...
Страница 213: ...r A1 a pQWERSuP PLY I 03562 66518 REV A REV 8 8MPOUT 58 58 FRONT REAR P ANEL ii O N ...
Страница 214: ... C401 8S1 15ISI t 1 J400 ...
Страница 217: ... ...
Страница 220: ......
Страница 221: ... ...
Страница 224: ...A3 CQVLCLI A3 ...
Страница 231: ...S V InO 3J nOS N I l3 3 1 1 1X3 NI 31dWVS lX3 H l 1 3 NNVH I 0 Ioe J ...
Страница 237: ...Sample Clock SAMP DS DATA oe _ _ _ _ _ BUS NOTE FULL SPA BASi BAI MODE ...
Страница 246: ......
Страница 259: ...WRITEL A22L l cc E Vl 8 MHz A23L ASL Inverting A1L A21 L D rivers r ...
Страница 305: ...c c I O Sequencer S r J Sequence Decoder ...
Страница 311: ... FROM 7 1 A2 SYSTEM CPU Dcf L TO 07L FROM A2 SYSTEM CPU ADDRESS L I N ES 7 1 DTACKL A2 SYSTEM CPU IRQTL ...
Страница 320: ......
Страница 321: ... From Digital Source From Digital Source Serial Data Serial Data Sinewave Interface Front End Interface 3 S D D ...
Страница 324: ...EXT TRIGGER TRIG 1 TRIG 2 CALTRIG CNTLD COMI W CNTCLK LDTRGL RESETL ...
Страница 327: ... RH r I N EXT BUFFER SAMPLE _ _ _ IN ...
Страница 425: ...L_ FAULT ISOLATION Instrument Operational Figure 7 1 3 SELF TEST Sequence MODEL 3562A STOP Enter failure in r t be 7 61 ...
Страница 450: ......
Страница 488: ......
Страница 492: ......
Страница 536: ......
Страница 552: ......
Страница 570: ......