![background image](http://html1.mh-extra.com/html/omron/srm1-programing-02-2001/srm1-programing-02-2001_programming-manual_742414395.webp)
7-8
Section
Bit Control Instructions
377
7-7-2 AND LOAD and OR LOAD
Ladder Symbol
AND LOAD – AND LD
00002
00003
00000
00001
Ladder Symbol
OR LOAD – OR LD
00000
00001
00002
00003
When instructions are combined into blocks that cannot be logically combined
using only OR and AND operations, AND LD and OR LD are used. Whereas
AND and OR operations logically combine a bit status and an execution condi-
tion, AND LD and OR LD logically combine two execution conditions, the current
one and the last unused one.
In order to draw ladder diagrams, it is not necessary to use AND LD and OR LD
instructions, nor are they necessary when inputting ladder diagrams directly, as
is possible from the SSS. They are required, however, to convert the program to
and input it in mnemonic form.
In order to reduce the number of programming instructions required, a basic un-
derstanding of logic block instructions is required. For an introduction to logic
blocks, refer to
6-3-6 Logic Block Instructions
.
Flags
There are no flags affected by these instructions.
7-8
Bit Control Instructions
There are seven instructions that can be used generally to control individual bit
status. These are OUT, OUT NOT, DIFU(13), DIFD(14), SET, RSET, and
KEEP(11). These instructions are used to turn bits ON and OFF in different
ways.
7-8-1 OUTPUT and OUTPUT NOT – OUT and OUT NOT
B
: Bit
IR, SR, AR, HR, LR, TR
Ladder Symbol
Operand Data Areas
OUTPUT – OUT
B
B
: Bit
IR, SR, AR, HR, LR
Ladder Symbol
Operand Data Areas
OUTPUT NOT – OUT NOT
B
Any output bit can generally be used in only one instruction that controls its sta-
tus.
OUT and OUT NOT are used to control the status of the designated bit according
to the execution condition.
Description
Limitations
Description