Mitsubishi Electric MELSEC iQ-R-R00CPU, User Manual

Page: 838 / 1028

836
APPX
Appendix 5 List of Special Register Areas
SD81 to
SD111 Detailed
information 1 Detailed
information 1 • Detailed information 1 corresponding to the error code (SD0) is stored.
• The type of the detailed information 1 can be obtained using SD80 (the
value of the "Detailed information 1 information category code" stored in
SD80 corresponds to the following figures (1), (2), (4) to (7), (24), (27),
(34), (37) and (38)).
(1) Error location information
■
SD81: With or without specification
b0: Argument number
b1: SFC block number
b2: SFC step number
b3: SFC transition number
b4: Step number
b5: FB number
b6: File name
■ SD82: Argument number (stored in the range from 1)
■ SD83: SFC block number
■ SD84 to SD85: SFC step number
■ SD86 to SD87: SFC transition number
■ SD88 to SD89: Step number
■ SD90: FB number
■ SD91 to SD98: File name (first eight characters of Unicode string)
(2) Drive number and file name
■ SD81: With or without specification
b0: Drive number
b1: File name
■ SD82: Drive number
■ SD83 to SD90: File name (first eight characters of Unicode string)
S (Error) ALL
SD81 to
SD111 Detailed
information 1 Detailed
information 1 (4) Parameter information
■ SD81: With or without specification
b0: Parameter type
b1: Parameter storage location
b2: I/O number
b3: Parameter number
b4: Network number
b5: Station number
b6: System information
■
SD82
• b0 to b7: Parameter type (stored in the following value)
1: System parameter
2: CPU parameter
3: Module parameter
4: Module extension parameter
5: Memory card parameter
6: Safety system parameter
7: Safety CPU parameter
8: Safety module parameter
• b8 to b15: Parameter storage location (2: SD memory card, 4: Data
memory)
■
SD83: I/O number
0xFFFF is stored when no I/O number is assigned.
■
SD84: Parameter number
■
SD85: Network number
■
SD86: Station number
0 to 120 (0 is stored for the master station.)
■
SD87 to SD97: System information
S (Error) ALL
No. Name Data stored Details Set by
(setting
timing) CPU
b1 b2 b3 b4 b5 b6 b0
b1 b0
b1 b2 b3 b4 b5 b6 b0
b15 b7 b8 b0