689
20.8
Protection
There are three kinds of flash memory program/erase protection: hardware protection, software
protection, and error protection.
20.8.1
Hardware Protection
Hardware protection refers to a state in which programming/erasing of flash memory is forcibly
disabled or aborted. Hardware protection is reset by settings in flash memory control register 1
(FLMCR1), flash memory control register 2 (FLMCR2), erase block register 1 (EBR1), and erase
block register 2 (EBR2). The FLMCR1, FLMCR2, EBR1, and EBR2 settings are retained in the
error-protected state. (See table 20-7.)
Table 20-7 Hardware Protection
Functions
Item
Description
Program
Erase
FWE pin protection
•
When a low level is input to the FWE pin,
FLMCR1, FLMCR2, (except bit FLER)
EBR1, and EBR2 are initialized, and the
program/erase-protected state is entered.
Yes
Yes
Reset/standby
protection
•
In a reset (including a WDT reset) and in
standby mode, FLMCR1, FLMCR2, EBR1,
and EBR2 are initialized, and the
program/erase-protected state is entered.
•
In a reset via the
RES
pin, the reset state
is not entered unless the
RES
pin is held
low until oscillation stabilizes after
powering on. In the case of a reset during
operation, hold the
RES
pin low for the
RES
pulse width specified in the AC
Characteristics section.
Yes
Yes
Summary of Contents for H8S/2645
Page 4: ......
Page 16: ......
Page 58: ...26 ...
Page 110: ...78 ...
Page 120: ...88 ...
Page 132: ...100 ...
Page 160: ...128 ...
Page 172: ...140 ...
Page 418: ...386 ...
Page 444: ...412 ...
Page 530: ...498 ...
Page 562: ...530 ...
Page 642: ...610 ...
Page 662: ...630 ...
Page 688: ...656 ...
Page 756: ...724 ...
Page 784: ...752 ...
Page 812: ...780 ...
Page 837: ...805 A 2 Instruction Codes Table A 2 shows the instruction codes ...
Page 1152: ...1120 ...